diff options
author | Santosh Puranik <santosh.puranik@in.ibm.com> | 2017-01-17 10:39:05 -0600 |
---|---|---|
committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2017-10-28 17:32:54 -0400 |
commit | 12b6b45da2328eed329d94c8bb678580e1ef97ca (patch) | |
tree | b5cca44bdab3ef035924db1abf92b189acb7d26e /src/usr | |
parent | b0f4906b589d29aa333adc0aab052f44c8646d1d (diff) | |
download | talos-hostboot-12b6b45da2328eed329d94c8bb678580e1ef97ca.tar.gz talos-hostboot-12b6b45da2328eed329d94c8bb678580e1ef97ca.zip |
Make plat init attributes non-writable
Change-Id: I382948a4083293e4ecc42a9759559a060444f5f0
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/34997
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com>
Reviewed-by: Matt K. Light <mklight@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35044
Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Diffstat (limited to 'src/usr')
-rwxr-xr-x | src/usr/targeting/common/xmltohb/attribute_types.xml | 52 | ||||
-rw-r--r-- | src/usr/targeting/common/xmltohb/hb_customized_attrs.xml | 43 |
2 files changed, 70 insertions, 25 deletions
diff --git a/src/usr/targeting/common/xmltohb/attribute_types.xml b/src/usr/targeting/common/xmltohb/attribute_types.xml index 31098656f..fd2ff7946 100755 --- a/src/usr/targeting/common/xmltohb/attribute_types.xml +++ b/src/usr/targeting/common/xmltohb/attribute_types.xml @@ -75,25 +75,6 @@ </simpleType> </attribute> -<attribute> - <id>SYSTEM_IPL_PHASE</id> - <description>Define context for current phase of system IPL. - Provided by the platform. - HB_IPL = 0x1,HB_RUNTIME = 0x2,CACHE_CONTAINED = 0x4</description> - <simpleType> - <uint8_t> - <default>0x01</default> - </uint8_t> - </simpleType> - <hwpfToHbAttrMap> - <id>ATTR_SYSTEM_IPL_PHASE</id> - <macro>DIRECT</macro> - </hwpfToHbAttrMap> - <persistency>non-volatile</persistency> - <readable/> - <writeable/> -</attribute> - <attribute> <description>Dummy attribute with read/write permissions</description> @@ -582,7 +563,6 @@ <default>0</default> </uint8_t> </simpleType> - <no_export/> </attribute> <attribute> @@ -7004,6 +6984,38 @@ Selects which voltage level to place the Core and ECO domain PFETs upon Winkle e </attribute> <attribute> + <id>A_EREPAIR_THRESHOLD_FIELD</id> + <description> + This attribute represents the eRepair threshold value of A-Bus used + in the field. + creator: platform (generated based on MRW data) + See defintion in erepair_thresholds.xml for more information. + </description> + <simpleType> + <uint8_t> + </uint8_t> + </simpleType> + <persistency>non-volatile</persistency> + <readable/> +</attribute> + +<attribute> + <id>A_EREPAIR_THRESHOLD_MNFG</id> + <description> + This attribute represents the eRepair threshold value of A-Bus used + by Manufacturing. + creator: platform (generated based on MRW data) + See defintion in erepair_thresholds.xml for more information. + </description> + <simpleType> + <uint8_t> + </uint8_t> + </simpleType> + <persistency>non-volatile</persistency> + <readable/> +</attribute> + +<attribute> <id>MSS_MBA_ADDR_INTERLEAVE_BIT</id> <description>sets the Centaur address bits used to interleave addresses between MBA01 and MBA23. valid values are 23 through 32.</description> <simpleType> diff --git a/src/usr/targeting/common/xmltohb/hb_customized_attrs.xml b/src/usr/targeting/common/xmltohb/hb_customized_attrs.xml index 10df84541..830512147 100644 --- a/src/usr/targeting/common/xmltohb/hb_customized_attrs.xml +++ b/src/usr/targeting/common/xmltohb/hb_customized_attrs.xml @@ -55,7 +55,7 @@ <!-- ===================================================================== Start of customizations ================================================================= --> - <attribute> + <attribute> <id>ATTR_DUMMY_SCRATCH_PLAT_INIT_UINT8</id> <default>5</default> </attribute> @@ -297,6 +297,7 @@ <attribute> <id>ATTR_NEST_PLL_BUCKET</id> <default>0x05</default> + <writeable/> </attribute> <attribute> @@ -316,7 +317,7 @@ <attribute> <id>ATTR_SYSTEM_IPL_PHASE</id> - <default>0x01</default> + <default>HB_IPL</default> </attribute> <attribute> @@ -528,6 +529,12 @@ </attribute> <attribute> + <id>ATTR_SYSTEM_RESCLK_DISABLE</id> + <default>0x00</default> + <writeable/> + </attribute> + + <attribute> <id>ATTR_BACKUP_SEEPROM_SELECT</id> <writeable/> </attribute> @@ -545,11 +552,13 @@ <attribute> <id>ATTR_PROC_EFF_FABRIC_GROUP_ID</id> + <writeable/> <no_export/> </attribute> <attribute> <id>ATTR_PROC_EFF_FABRIC_CHIP_ID</id> + <writeable/> <no_export/> </attribute> @@ -564,6 +573,11 @@ </attribute> <attribute> + <id>ATTR_DMI_REFCLOCK_SWIZZLE</id> + <no_export/> + </attribute> + + <attribute> <id>ATTR_MRW_MEM_SENSOR_CACHE_ADDR_MAP</id> <no_export/> </attribute> @@ -584,10 +598,29 @@ </attribute> <attribute> - <id>ATTR_EI_BUS_TX_MSBSWAP</id> - <global/> + <id>ATTR_PROC_SBE_MASTER_CHIP</id> + <writeable/> + </attribute> + + <attribute> + <id>ATTR_RISK_LEVEL</id> + <writeable/> + </attribute> + + <attribute> + <id>ATTR_BOOT_FLAGS</id> + <writeable/> </attribute> + <attribute> + <id>ATTR_EC_GARD</id> + <writeable/> + </attribute> + + <attribute> + <id>ATTR_EQ_GARD</id> + <writeable/> + </attribute> <attribute><id>ATTR_CEN_MSS_ALLOW_SINGLE_PORT</id><default>FALSE</default></attribute> <attribute><id>ATTR_CEN_VPD_DIMM_RCD_OUTPUT_TIMING</id><default>0x01,0x00,0x01,0x00</default></attribute> @@ -608,7 +641,7 @@ <attribute><id>ATTR_CEN_MRW_CDIMM_SPARE_I2C_TEMP_SENSOR_ENABLE</id><default>0x01</default></attribute> <attribute><id>ATTR_CEN_MRW_SAFEMODE_MEM_THROTTLE_NUMERATOR_PER_MBA</id><default>0x00000060</default></attribute> <attribute><id>ATTR_CEN_MRW_SAFEMODE_MEM_THROTTLE_NUMERATOR_PER_CHIP</id><default>0x00000020</default></attribute> - + <attribute><id>ATTR_CEN_VPD_DRV_IMP_DQ_DQS</id><default>OHM34_FFE0,OHM34_FFE0</default></attribute> <attribute><id>ATTR_CEN_VPD_SLEW_RATE_DQ_DQS</id><default>0x03,0x03</default></attribute> <attribute><id>ATTR_CEN_EFF_CEN_DRV_IMP_DQ_DQS</id><default>OHM34_FFE0,OHM34_FFE0</default></attribute> |