diff options
author | Christian Geddes <crgeddes@us.ibm.com> | 2020-01-06 13:14:48 -0600 |
---|---|---|
committer | Daniel M Crowell <dcrowell@us.ibm.com> | 2020-01-10 12:17:10 -0600 |
commit | 2a1b24bafdff08c976156fd81f9595536ae3b3e6 (patch) | |
tree | f700125be822ae620d36ccf222578c11f8ef85fa /src/usr/targeting/common/xmltohb/simics_AXONE.system.xml | |
parent | 532e4d35864b5022cba9b060c1314bfe714300b9 (diff) | |
download | talos-hostboot-2a1b24bafdff08c976156fd81f9595536ae3b3e6.tar.gz talos-hostboot-2a1b24bafdff08c976156fd81f9595536ae3b3e6.zip |
Correct target hiearchy in axone system xml
Previously the comment at the top of this xml file stated that a
MCC has 4 OMIs when in reality it only has 2.
Change-Id: I442beceefcec5ad3601d7b2ec96f89ab52096b46
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/89268
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Matt Derksen <mderkse1@us.ibm.com>
Reviewed-by: Ilya Smirnov <ismirno@us.ibm.com>
Reviewed-by: Daniel M Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/usr/targeting/common/xmltohb/simics_AXONE.system.xml')
-rw-r--r-- | src/usr/targeting/common/xmltohb/simics_AXONE.system.xml | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/usr/targeting/common/xmltohb/simics_AXONE.system.xml b/src/usr/targeting/common/xmltohb/simics_AXONE.system.xml index bc2dbc676..df431c210 100644 --- a/src/usr/targeting/common/xmltohb/simics_AXONE.system.xml +++ b/src/usr/targeting/common/xmltohb/simics_AXONE.system.xml @@ -5,7 +5,7 @@ <!-- --> <!-- OpenPOWER HostBoot Project --> <!-- --> -<!-- Contributors Listed Below - COPYRIGHT 2018,2019 --> +<!-- Contributors Listed Below - COPYRIGHT 2018,2020 --> <!-- [+] International Business Machines Corp. --> <!-- --> <!-- --> @@ -38,7 +38,7 @@ * Each Axone has has 2 MC units * Each MC unit has 2 MI units (a total of 4 per chip) * Each MI unit has 2 MCC units (a total of 8 per chip) - * Each MCC unit has 4 OMI Units (A total of 16 per chip) + * Each MCC unit has 2 OMI Units (A total of 16 per chip) * OMI Units are special as they have two parents (MI + OMIC (more description below)) * Each OMI unit connects to 1 OCMB chip * Each OCMB unit contains 1 MEM_PORT unit |