summaryrefslogtreecommitdiffstats
path: root/src/usr/targeting/common/xmltohb/attribute_types.xml
diff options
context:
space:
mode:
authorDan Crowell <dcrowell@us.ibm.com>2018-09-17 10:18:24 -0500
committerWilliam G. Hoffa <wghoffa@us.ibm.com>2018-09-28 08:49:52 -0500
commitdd13920527a89d5ecb1342d7183743b33ba8195e (patch)
tree2ab769a26b1a4275656c8d96639a025dc952ae4f /src/usr/targeting/common/xmltohb/attribute_types.xml
parent17bf8a65e3be9ea06eab4ec8a6553246cdc9c6a2 (diff)
downloadtalos-hostboot-dd13920527a89d5ecb1342d7183743b33ba8195e.tar.gz
talos-hostboot-dd13920527a89d5ecb1342d7183743b33ba8195e.zip
Remove deprecated attributes
Did a sweep of some leftover P8 attributes that were clogging up our xml files. Change-Id: I0a1133f49fa24840bae2c9b3a9a0270cd0553fde Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66274 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com> Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com>
Diffstat (limited to 'src/usr/targeting/common/xmltohb/attribute_types.xml')
-rwxr-xr-xsrc/usr/targeting/common/xmltohb/attribute_types.xml393
1 files changed, 0 insertions, 393 deletions
diff --git a/src/usr/targeting/common/xmltohb/attribute_types.xml b/src/usr/targeting/common/xmltohb/attribute_types.xml
index f70ab92bc..6b0c2acdd 100755
--- a/src/usr/targeting/common/xmltohb/attribute_types.xml
+++ b/src/usr/targeting/common/xmltohb/attribute_types.xml
@@ -5561,399 +5561,6 @@
<writeable/>
</attribute>
- <enumerationType>
- <description>Enumeration for the ATTR_PM_APSS_CHIP_SELECT</description>
- <enumerator>
- <name>NONE</name>
- <value>0xFF</value>
- </enumerator>
- <enumerator>
- <name>CS0</name>
- <value>0x00</value>
- </enumerator>
- <enumerator>
- <name>CS1</name>
- <value>0x01</value>
- </enumerator>
- <id>PM_APSS_CHIP_SELECT</id>
- </enumerationType>
-
- <attribute>
- <id>PM_PBAX_NODEID</id>
- <description>
- DEPRECATED!!! Use PBAX_GROUPID instead
- PROC_CHIP Attribute
- Receive PBAX Nodeid. Value that indicates this PBA's PBAX Node affinity.
- This is matched to pbax_nodeid of the PMISC Address phase.
-
- Provided by the Machine Readable Workbook.
- </description>
- <simpleType>
- <uint8_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_RESONANT_CLOCK_FULL_CLOCK_SECTOR_BUFFER_FREQUENCY</id>
- <description>
- SYSTEM Attribute
- Frequency (binary in MHz) for the point at which clock sector buffers
- should be at full strength. This is to support Vmin operation.
- Setting cannot overlap the Low or High bands.
-
- Provided by the Machine Readable Workbook after system characterization.
- </description>
- <simpleType>
- <uint32_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- <hwpfToHbAttrMap>
- <id>ATTR_PM_RESONANT_CLOCK_FULL_CLOCK_SECTOR_BUFFER_FREQUENCY</id>
- <macro>DIRECT</macro>
- </hwpfToHbAttrMap>
- </attribute>
-
- <attribute>
- <id>PM_RESONANT_CLOCK_HIGH_BAND_LOWER_FREQUENCY</id>
- <description>
- SYSTEM Attribute
- Frequency (binary in MHz) for the lower end of the High Frequency
- Resonant band
-
- Provided by the Machine Readable Workbook after system characterization.
- </description>
- <simpleType>
- <uint32_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_RESONANT_CLOCK_HIGH_BAND_UPPER_FREQUENCY</id>
- <description>
- SYSTEM Attribute
- Frequency (binary in MHz)) for the upper end of the High Frequency
- Resonant band
-
- Provided by the Machine Readable Workbook after system characterization.
- </description>
- <simpleType>
- <uint32_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_RESONANT_CLOCK_LOW_BAND_LOWER_FREQUENCY</id>
- <description>
- SYSTEM Attribute
- Frequency (binary in MHz)) for the lower end of the Low Frequency
- Resonant band
-
- Provided by the Machine Readable Workbook after system characterization.
- </description>
- <simpleType>
- <uint32_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_RESONANT_CLOCK_LOW_BAND_UPPER_FREQUENCY</id>
- <description>
- SYSTEM Attribute
- Frequency (binary in MHz) for the upper end of the Low Frequency
- Resonant band
-
- Provided by the Machine Readable Workbook after system characterization.
- </description>
- <simpleType>
- <uint32_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_SAFE_FREQUENCY</id>
- <description>
- Frequency (binary in KHz) indicating the frequency that the cores will be moved
- to in the event of the loss of the OCC Heartbeat. This value needs to be the maximum
- of the DpoMin frequency for proper PowerBus operation and the PowerSave value for
- the present part.
-
- Provided by the Machine Readable Workbook after system characterization.
-
- The value is translated to the Pstate space.
-
- Producer: Machine Readable Workbook
-
- Consumers: p8_build_gpstate_table.C
-
- DYNAMIC_ATTRIBUTE: ATTR_PM_SAFE_PSTATE
- </description>
- <simpleType>
- <uint32_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_SLEEP_ENTRY</id>
- <description>
- PROC_CHIP Attribute
-
-Set Assisted if power off serialization is needed and SLEEP_TYPE=Fast; Set to Hardware if the system can handle the unrelated powering off between cores. Hardware setting decreases entry latency
-
-Producer: MRWB
-
-Consumer: proc_pm_init and proc_pcbs_init
- </description>
- <simpleType>
- <uint8_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_SLEEP_EXIT</id>
- <description>
- PROC_CHIP Attribute
-
-Set to Assisted if power on serialization is needed and SLEEP_TYPE=Fast; Set to Hardware if the system can handle the unrelated powering off between cores. Hardware setting decreases entry latency
-Must be set to Assisted if ATTR_PM_SLEEP_TYPE=Deep as this necessary for restore.
-
-Setting to Hardware is a test mode for Fast only.
-
-Producer: MRWB
-
-Consumer: proc_pm_init and proc_pcbs_init.
- </description>
- <simpleType>
- <uint8_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_SLEEP_TYPE</id>
- <description>
- PROC_CHIP Attribute
-Selects which voltage level to place the Core domain PFETs upon Sleep entry. 0 = Vret (Fast Sleep Mode), 1 = Voff (Deep Sleep Mode)
-
-Producer: MRWB
-
-Consumer: proc_pm_init and proc_pcbs_init
- </description>
- <simpleType>
- <uint8_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_SPIVID_FREQUENCY</id>
- <description>
- SYSTEM Attribute
- SPI Clock Frequency (binary in MHz)
-
- Consumer: proc_pm_effective
-
- Produces ATTR_PM_SPIVID_CLOCK_DIVIDER
-
- Provided by the Machine Readable Workbook.
- </description>
- <simpleType>
- <uint32_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_SPIVID_PORT_ENABLE</id>
- <description>
- PROC_CHIP Attribute
- Defines the configuration of the SPIVID ports from the target.
- - NONE means that no VRM is attached.
- - PORTxNONRED means that the indicated port is used in a non-redundant
- configuration.
- - REDUNDANT means that all three are connected and considered redundant.
-
- Provided by the Machine Readable Workbook.
- </description>
- <simpleType>
- <uint8_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_SPWUP_FSP</id>
- <description>
- EX_CHIPLET Attribute
- </description>
- <simpleType>
- <uint32_t/>
- </simpleType>
- <persistency>volatile-zeroed</persistency>
- <readable/>
- <writeable/>
- </attribute>
-
- <attribute>
- <id>PM_SPWUP_OCC</id>
- <description>
- EX_CHIPLET Attribute
- </description>
- <simpleType>
- <uint32_t/>
- </simpleType>
- <persistency>volatile-zeroed</persistency>
- <readable/>
- <writeable/>
- </attribute>
-
- <attribute>
- <id>PM_SPWUP_PHYP</id>
- <description>
- EX_CHIPLET Attribute
- </description>
- <simpleType>
- <uint32_t/>
- </simpleType>
- <persistency>volatile-zeroed</persistency>
- <readable/>
- <writeable/>
- </attribute>
-
- <attribute>
- <id>PM_SYSTEM_IVRM_VPD_MIN_LEVEL</id>
- <description>Version level of #M that represents the minimum for IVRM characterized parts.
- If this value is non-zero and the #M version level is less than this value, IVRMs are disabled.
- If the #M version is greater than or equal to this value, the IVRMs are allowed to be enable from a level of part perspective.
- Producer: MRWB
- Consumer: p8_build_pstate_datablock.C
- </description>
- <simpleType>
- <uint8_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_UNDERVOLTING_FREQ_MAXIMUM</id>
- <description>
- Override for Maximum frequency for which undervolting is allowed.
-
- If value = 0, the value of VPD Turbo data point is passed to OCC FW via
- Pstate SuperStructure.
-
- If value != 0, this value will be passed to OCC FW via Pstate SuperStructure
- as the ceiling frequency for enabled CPMs.
-
- Will be internally rounded to the nearest ATTR_PROC_REFCLK_FREQUENCY / 8 value.
-
- Consumer: OCC FW; OCC Lab Tools
-
- Provided by the Machine Readable Workbook.
- </description>
- <simpleType>
- <uint8_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_UNDERVOLTING_FRQ_MINIMUM</id>
- <description>
- Override for Minimum frequency for which undervolting is allowed.
-
- If value = 0, the value of VPD CPMin data point is passed to OCC FW via
- Pstate SuperStructure.
-
- If value != 0, this value will be passed to OCC FW via Pstate SuperStructure
- as the floor frequency for enabled CPMs.
-
- Will be internally rounded to the nearest ATTR_PROC_REFCLK_FREQUENCY / 8 value.
-
- Consumer: OCC FW; OCC Lab Tools
-
- Provided by the Machine Readable Workbook.
- </description>
- <simpleType>
- <uint8_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_WINKLE_ENTRY</id>
- <description>Setting depends on di/dt charateristics of the system.
-
- Set Assisted if power off serialization is needed and WINKLE_TYPE=Fast;
- Set to Hardware if the system can handle the unrelated powering off between cores.
- Hardware setting decreases entry latency
-
- Producer: MRWB
-
- Consumer: p8_poreslw_init.C
- </description>
- <simpleType>
- <uint8_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_WINKLE_EXIT</id>
- <description>Setting depends on di/dt charateristics of the system and the setting of ATTR_PM_WINKLE_TYPE.
-
- Set to Assisted if power on serialization is needed and WINKLE_TYPE=Fast; Set to Hardware if the system
- can handle the unrelated powering off between cores. Hardware setting decreases entry latency.
- Must be set to Assisted if ATTR_PM_WINKLE_TYPE=Deep as this necessary for restore.
-
- Setting to Hardware is a test mode for Fast only.
-
- Producer: MRWB
-
- Consumer: p8_poreslw_init.C
- </description>
- <simpleType>
- <uint8_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
- <attribute>
- <id>PM_WINKLE_TYPE</id>
- <description>
- PROC_CHIP Attribute
-Selects which voltage level to place the Core and ECO domain PFETs upon Winkle entry. 0 = Vret (Fast Winkle Mode), 1 = Voff (Deep Winkle Mode)
- </description>
- <simpleType>
- <uint8_t/>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
- </attribute>
-
<attribute>
<description>Save state of the sfc driver flash workarounds for runtime</description>
<id>PNOR_FLASH_WORKAROUNDS</id>
OpenPOWER on IntegriCloud