diff options
author | Zane Shelley <zshelle@us.ibm.com> | 2018-09-28 16:30:14 -0500 |
---|---|---|
committer | Zane C. Shelley <zshelle@us.ibm.com> | 2018-10-08 20:19:06 -0500 |
commit | 524937cba951d04a884899b88fc28505e8dd1690 (patch) | |
tree | f922a685cfdf6b480c3bbfb378d7577b0fa6232a /src/usr/targeting/common/xmltohb/attribute_types.xml | |
parent | 6f8308dff91e8e96ab852c3db1c74ca83bdd8370 (diff) | |
download | talos-hostboot-524937cba951d04a884899b88fc28505e8dd1690.tar.gz talos-hostboot-524937cba951d04a884899b88fc28505e8dd1690.zip |
remove deprecated ATTR_EFF_DRAM_ROWS and ATTR_EFF_DRAM_COLS
Change-Id: I771378b0da93a0b4895aee6c2c767ee8b97c6844
CMVC-Prereq: 1069470
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67045
Reviewed-by: Zane C. Shelley <zshelle@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Diffstat (limited to 'src/usr/targeting/common/xmltohb/attribute_types.xml')
-rw-r--r-- | src/usr/targeting/common/xmltohb/attribute_types.xml | 24 |
1 files changed, 0 insertions, 24 deletions
diff --git a/src/usr/targeting/common/xmltohb/attribute_types.xml b/src/usr/targeting/common/xmltohb/attribute_types.xml index 5250b2b05..e70c1c2a9 100644 --- a/src/usr/targeting/common/xmltohb/attribute_types.xml +++ b/src/usr/targeting/common/xmltohb/attribute_types.xml @@ -1385,30 +1385,6 @@ </attribute> <attribute> - <id>EFF_DRAM_COLS</id> - <!-- @fixme --> - <description>Number of DRAM columns. Initialized and used by HWPs.</description> - <simpleType> - <uint8_t/> - </simpleType> - <persistency>volatile-zeroed</persistency> - <readable/> - <writeable/> - </attribute> - - <attribute> - <id>EFF_DRAM_ROWS</id> - <!-- @fixme --> - <description>Number of DRAM rows. Initialized and used by HWPs.</description> - <simpleType> - <uint8_t/> - </simpleType> - <persistency>volatile-zeroed</persistency> - <readable/> - <writeable/> - </attribute> - - <attribute> <description> Bitmask of threads to enable for each processor, Zero means enable all architected threads |