diff options
| author | Nick Bofferding <bofferdn@us.ibm.com> | 2015-05-21 09:38:53 -0500 |
|---|---|---|
| committer | A. Patrick Williams III <iawillia@us.ibm.com> | 2015-05-21 16:42:56 -0500 |
| commit | 9bd763dd507380adf58bd7d20d0c030706d6e979 (patch) | |
| tree | 1d116b64009587e23fd891b764659a3e42314eea /src/usr/lpc/lpcdd.H | |
| parent | 5ca545e7a4ecca3a5363c6c46fc3b58bb6fcdb5b (diff) | |
| download | talos-hostboot-9bd763dd507380adf58bd7d20d0c030706d6e979.tar.gz talos-hostboot-9bd763dd507380adf58bd7d20d0c030706d6e979.zip | |
Bump LPC timeout to 90s for OpenPOWER systems
- Up LPC timeout to 90s to compensate for BMC being taxed during auto boot
Change-Id: Id39569491ba067e4129deb9e9a1480ba57d9400a
Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/17918
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Tested-by: Jenkins Server
Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
Diffstat (limited to 'src/usr/lpc/lpcdd.H')
| -rw-r--r-- | src/usr/lpc/lpcdd.H | 12 |
1 files changed, 11 insertions, 1 deletions
diff --git a/src/usr/lpc/lpcdd.H b/src/usr/lpc/lpcdd.H index 3fa8388f2..460a031d7 100644 --- a/src/usr/lpc/lpcdd.H +++ b/src/usr/lpc/lpcdd.H @@ -5,7 +5,7 @@ /* */ /* OpenPOWER HostBoot Project */ /* */ -/* Contributors Listed Below - COPYRIGHT 2014 */ +/* Contributors Listed Below - COPYRIGHT 2014,2015 */ /* [+] Google Inc. */ /* [+] International Business Machines Corp. */ /* */ @@ -176,7 +176,17 @@ class LpcDD ECCB_RESET_LPC_FAST_RESET = 1ULL << 62, /**< bit 1 = Fast reset */ + #ifndef CONFIG_SFC_IS_IBM_DPSS + // Intel spec requires no LPC timeout during boot, however that guidance + // presumes the system can still boot without the LPC, which is not true + // for systems that require PNOR access. Therefore we'll allow plenty + // of time for delays to work themselves out, but still flag an error + // ahead of the watchdog timer expiring, so that it's easier to debug + // any problems. + ECCB_POLL_TIME_NS = 90000000, /**< max time should be 90s */ + #else ECCB_POLL_TIME_NS = 400000, /**< max time should be 400ms */ + #endif ECCB_POLL_INCR_NS = 10, /**< minimum increment during poll */ LPCHC_SYNC_CYCLE_COUNTER_INFINITE = 0xFF000000 |
