diff options
author | Patrick Williams <iawillia@us.ibm.com> | 2013-01-08 16:57:44 -0600 |
---|---|---|
committer | A. Patrick Williams III <iawillia@us.ibm.com> | 2013-01-14 11:46:24 -0600 |
commit | a84e7bc7992030e3866bc04b2e4d335b621f636d (patch) | |
tree | 679c14c913a1961599cd7abe30db0a3bc0d38911 /src/include/arch/ppc.H | |
parent | f6b05b2ec7cc68eb02d639ef33a04a8c31353e57 (diff) | |
download | talos-hostboot-a84e7bc7992030e3866bc04b2e4d335b621f636d.tar.gz talos-hostboot-a84e7bc7992030e3866bc04b2e4d335b621f636d.zip |
Support RPR register.
For P8 the priority of different threads has no effect unless the
relative priority register is programmed to tell the relative
scheduling weight of the different priorities.
We will now be programming the RPR to give 32x performance boost
to "high" priority threads relative to "low" priority. This
means that when a thread is waiting on another, and thus has low
priority, it will get 32x less dispatch cycles then the thread
it is waiting on.
Change-Id: I0d1d1052b12ab8bd5612aa4580cd85b5c238f885
Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/2888
Tested-by: Jenkins Server
Reviewed-by: Douglas R. Gilbert <dgilbert@us.ibm.com>
Reviewed-by: Mark W. Wenning <wenning@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
Diffstat (limited to 'src/include/arch/ppc.H')
-rw-r--r-- | src/include/arch/ppc.H | 16 |
1 files changed, 15 insertions, 1 deletions
diff --git a/src/include/arch/ppc.H b/src/include/arch/ppc.H index cb1ff4fd5..e8e6701bb 100644 --- a/src/include/arch/ppc.H +++ b/src/include/arch/ppc.H @@ -5,7 +5,7 @@ /* */ /* IBM CONFIDENTIAL */ /* */ -/* COPYRIGHT International Business Machines Corp. 2011,2012 */ +/* COPYRIGHT International Business Machines Corp. 2011,2013 */ /* */ /* p1 */ /* */ @@ -175,6 +175,13 @@ inline void setDEC(uint64_t _dec) } ALWAYS_INLINE +inline void setRPR(uint64_t _rpr) +{ + register uint64_t rpr = _rpr; + asm volatile("mtspr 186, %0" :: "r"(rpr)); +} + +ALWAYS_INLINE inline void sync() { asm volatile("sync" ::: "memory"); @@ -258,6 +265,13 @@ inline void setThreadPriorityHigh() } ALWAYS_INLINE +inline void setThreadPriorityVeryHigh() +{ + asm volatile("or 7,7,7"); +} + + +ALWAYS_INLINE inline void dcbf(void* _ptr) { register void* ptr = _ptr; |