diff options
author | Alvin Wang <wangat@tw.ibm.com> | 2019-01-29 02:13:09 -0600 |
---|---|---|
committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2019-02-24 09:35:40 -0600 |
commit | 8f2fbd8180414a5dab93159b6c55974f569f358b (patch) | |
tree | 5ae6841d6c9a4bbd3664076358d286cb4b22e4db /src/import/generic/memory/lib/utils/shared | |
parent | 361f7d64b58fe080aa47fe55df2604583700ed58 (diff) | |
download | talos-hostboot-8f2fbd8180414a5dab93159b6c55974f569f358b.tar.gz talos-hostboot-8f2fbd8180414a5dab93159b6c55974f569f358b.zip |
Reinstates exp_draminit_mc with change_addr_mux_sel fix
Change-Id: Ief62fadce588bf65e249ae771bd03ab31ed4bddf
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71201
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Dev-Ready: Louis Stermole <stermole@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Louis Stermole <stermole@us.ibm.com>
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71218
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/generic/memory/lib/utils/shared')
-rw-r--r-- | src/import/generic/memory/lib/utils/shared/mss_generic_consts.H | 39 |
1 files changed, 39 insertions, 0 deletions
diff --git a/src/import/generic/memory/lib/utils/shared/mss_generic_consts.H b/src/import/generic/memory/lib/utils/shared/mss_generic_consts.H index ae4f9c2fc..4e7ed05d3 100644 --- a/src/import/generic/memory/lib/utils/shared/mss_generic_consts.H +++ b/src/import/generic/memory/lib/utils/shared/mss_generic_consts.H @@ -83,6 +83,7 @@ enum conversions enum generic_sizes { NUM_MAX_FREQS = 5, ///< Used for ATTR_MAX_ALLOWED_DIMM_FREQ + MARK_STORE_COUNT = 8, ///< Elements in a VPD mark/store array }; /// @@ -189,6 +190,30 @@ enum ddr_dimm_speeds DDR5_MAX_SPEED = 4800, }; +enum states +{ + LOW = 0, + HIGH = 1, + START = 1, + STOP = 0, + START_N = 0, + STOP_N = 1, + ON = 1, + OFF = 0, + ON_N = 0, + OFF_N = 1, + YES = 1, + NO = 0, + YES_N = 0, + NO_N = 1, + // Uses "_" in the name for INVALID as INVALID is defined as a macro in the + // FSP code. If we just use INVALID as an enum name, then the preprocessor + // compile phase changes it to be the macro. + _INVALID_ = 0xFF, + NO_CHIP_SELECT_ACTIVE = 0xFF, +}; + + namespace spd { @@ -294,6 +319,20 @@ struct procTraits<proc_type::NIMBUS> }; }; +/// +/// @brief Trait classes for proc_type - AXONE specialization +/// +/// TODO: Need to add mc_type +template< > +struct procTraits<proc_type::AXONE> +{ + enum + { + EXP_PORTS_PER_OCMB = 1, + }; +}; + + }// mss #endif |