summaryrefslogtreecommitdiffstats
path: root/src/import/generic/memory/lib/spd
diff options
context:
space:
mode:
authorAndre Marin <aamarin@us.ibm.com>2017-08-30 00:55:25 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2018-03-02 09:05:13 -0500
commite1e78b687d15a2ead6890a30e7a3f54c2ceb51a3 (patch)
treebc6e800146303aa325f2c1501122a8c1c046cca2 /src/import/generic/memory/lib/spd
parent719c8a64fb72ea2133f5b16d70eee3e7be962f24 (diff)
downloadtalos-hostboot-e1e78b687d15a2ead6890a30e7a3f54c2ceb51a3.tar.gz
talos-hostboot-e1e78b687d15a2ead6890a30e7a3f54c2ceb51a3.zip
Add Connector to SDRAM Bit Mapping to the SPD decoder and unit tests
Change-Id: Id1bf43688452c665b539fa2e232804187b6675c1 Original-Change-Id: Idf640ff8962a1f569111257c30dbdb15b65d8df7 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45355 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/54760 CI-Ready: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/generic/memory/lib/spd')
-rw-r--r--src/import/generic/memory/lib/spd/common/spd_decoder_base.H11
1 files changed, 11 insertions, 0 deletions
diff --git a/src/import/generic/memory/lib/spd/common/spd_decoder_base.H b/src/import/generic/memory/lib/spd/common/spd_decoder_base.H
index 9da413737..34caf840a 100644
--- a/src/import/generic/memory/lib/spd/common/spd_decoder_base.H
+++ b/src/import/generic/memory/lib/spd/common/spd_decoder_base.H
@@ -674,6 +674,17 @@ class decoder
}
///
+ /// @brief Decodes connector to SDRAM bit mapping
+ /// @param[out] o_value vector of bit nibble maps for SPD bytes 60 - 77
+ /// @return FAPI2_RC_SUCCESS if okay
+ ///
+ virtual fapi2::ReturnCode connector_to_sdram( std::vector<uint8_t>& o_value ) const
+ {
+ o_value.clear();
+ return fapi2::FAPI2_RC_SUCCESS;
+ }
+
+ ///
/// @brief Decodes Fine Offset for Minimum CAS to CAS Delay Time - Same Bank Group
/// @param[out] o_value tCCD_Lmin offset in FTB units
/// @return FAPI2_RC_SUCCESS if okay
OpenPOWER on IntegriCloud