diff options
author | Andre Marin <aamarin@us.ibm.com> | 2018-11-27 13:21:51 -0600 |
---|---|---|
committer | Christian R. Geddes <crgeddes@us.ibm.com> | 2019-02-19 09:20:49 -0600 |
commit | c20c2b87a3bda79ceaf821f3b2a6e3ab8477358b (patch) | |
tree | e2eb723afd57a4b3184c08eb9d96f6fb8de980ca /src/import/chips/p9a | |
parent | dc56cd6fe5ff5a28e06d1c39207af0fad2b3906d (diff) | |
download | talos-hostboot-c20c2b87a3bda79ceaf821f3b2a6e3ab8477358b.tar.gz talos-hostboot-c20c2b87a3bda79ceaf821f3b2a6e3ab8477358b.zip |
Add L1 procedures for p9a and makefiles
Change-Id: I87317508f31a2efecaffcf6aed05c0b76579dfd6
Original-Change-Id: I9f56a57f85a1b970bb17adde474ff6f89dc3c19d
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69155
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: Louis Stermole <stermole@us.ibm.com>
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/72088
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9a')
3 files changed, 62 insertions, 0 deletions
diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq_system.C b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq_system.C index 2628cbd7e..cc23976d8 100644 --- a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq_system.C +++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq_system.C @@ -22,3 +22,26 @@ /* permissions and limitations under the License. */ /* */ /* IBM_PROLOG_END_TAG */ + +/// +/// @file p9a_mss_freq_system.C +/// @brief Matches OMI freq with DDR freq +/// +// *HWP HWP Owner: Andre Marin <aamarin@us.ibm.com> +// *HWP HWP Backup: Louis Stermole <stermole@us.ibm.com> +// *HWP Team: Memory +// *HWP Level: 1 +// *HWP Consumed by: FSP:HB + +// fapi2 +#include <p9a_mss_freq_system.H> + +/// +/// @brief Matches OMI freq with DDR freq +/// @param[in] i_target controller (e.g. MC) +/// @return FAPI2_RC_SUCCESS iff ok +/// +fapi2::ReturnCode p9a_mss_freq_system( const fapi2::Target<fapi2::TARGET_TYPE_MC>& i_target ) +{ + return fapi2::FAPI2_RC_SUCCESS; +} diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq_system.H b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq_system.H index 6d2083406..11d6230fd 100644 --- a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq_system.H +++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq_system.H @@ -22,3 +22,35 @@ /* permissions and limitations under the License. */ /* */ /* IBM_PROLOG_END_TAG */ + +/// +/// @file p9a_mss_freq_system.H +/// @brief Matches OMI freq with DDR freq +/// +// *HWP HWP Owner: Louis Stermole <stermole@us.ibm.com> +// *HWP HWP Backup: Andre A. Marin <aamarin@us.ibm.com> +// *HWP Team: Memory +// *HWP Level: 1 +// *HWP Consumed by: FSP:HB + +#ifndef P9A_MSS_FREQ_SYSTEM_H_ +#define P9A_MSS_FREQ_SYSTEM_H_ + +#include <fapi2.H> +#include <vector> + +typedef fapi2::ReturnCode (*p9a_mss_freq_system_FP_t) (const fapi2::Target<fapi2::TARGET_TYPE_MC>&); + +extern "C" +{ + + /// + /// @brief Matches OMI freq with DDR freq + /// @param[in] i_target controller (e.g. MC) + /// @return FAPI2_RC_SUCCESS iff ok + /// + fapi2::ReturnCode p9a_mss_freq_system(const fapi2::Target<fapi2::TARGET_TYPE_MC>& i_target); + +} + +#endif diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.mk b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.mk index 2e2e42310..045691c45 100644 --- a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.mk +++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.mk @@ -22,3 +22,10 @@ # permissions and limitations under the License. # # IBM_PROLOG_END_TAG + +# Include the macros and things for MSS procedures +-include 00p9a_common.mk + +PROCEDURE=p9a_mss_volt +$(eval $(call ADD_MEMORY_INCDIRS,$(PROCEDURE))) +$(call BUILD_PROCEDURE) |