summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9a/procedures
diff options
context:
space:
mode:
authorLouis Stermole <stermole@us.ibm.com>2019-03-19 15:39:13 -0400
committerChristian R. Geddes <crgeddes@us.ibm.com>2019-03-20 21:43:59 -0500
commitca025608c0c10317e7534aef6c542dec1380ba2f (patch)
tree4a95be979220241652cb3ef649c79aef56be0b59 /src/import/chips/p9a/procedures
parent08d6bc305592be2382153c17823e64a0d059d100 (diff)
downloadtalos-hostboot-ca025608c0c10317e7534aef6c542dec1380ba2f.tar.gz
talos-hostboot-ca025608c0c10317e7534aef6c542dec1380ba2f.zip
Move p9a sync.C and sync.H to new names to fix collisions
Change-Id: If12f6a5bc9e18694aef0aca1300287af6b4c9fd3 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/74678 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com> Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/74694 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9a/procedures')
-rw-r--r--src/import/chips/p9a/procedures/hwp/memory/lib/freq/axone_sync.C (renamed from src/import/chips/p9a/procedures/hwp/memory/lib/freq/sync.C)2
-rw-r--r--src/import/chips/p9a/procedures/hwp/memory/lib/freq/axone_sync.H (renamed from src/import/chips/p9a/procedures/hwp/memory/lib/freq/sync.H)2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/import/chips/p9a/procedures/hwp/memory/lib/freq/sync.C b/src/import/chips/p9a/procedures/hwp/memory/lib/freq/axone_sync.C
index c3fa21d03..a2ea450e7 100644
--- a/src/import/chips/p9a/procedures/hwp/memory/lib/freq/sync.C
+++ b/src/import/chips/p9a/procedures/hwp/memory/lib/freq/axone_sync.C
@@ -1,7 +1,7 @@
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
-/* $Source: src/import/chips/p9a/procedures/hwp/memory/lib/freq/sync.C $ */
+/* $Source: src/import/chips/p9a/procedures/hwp/memory/lib/freq/axone_sync.C $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
diff --git a/src/import/chips/p9a/procedures/hwp/memory/lib/freq/sync.H b/src/import/chips/p9a/procedures/hwp/memory/lib/freq/axone_sync.H
index 500aa391e..7b8cb4fe9 100644
--- a/src/import/chips/p9a/procedures/hwp/memory/lib/freq/sync.H
+++ b/src/import/chips/p9a/procedures/hwp/memory/lib/freq/axone_sync.H
@@ -1,7 +1,7 @@
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
-/* $Source: src/import/chips/p9a/procedures/hwp/memory/lib/freq/sync.H $ */
+/* $Source: src/import/chips/p9a/procedures/hwp/memory/lib/freq/axone_sync.H $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
OpenPOWER on IntegriCloud