summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9a/procedures
diff options
context:
space:
mode:
authorAndre Marin <aamarin@us.ibm.com>2018-11-27 13:21:51 -0600
committerChristian R. Geddes <crgeddes@us.ibm.com>2019-02-14 17:16:05 -0600
commit4da49bc35fa2b408393a0718942eaf86a418f37b (patch)
tree3c209c19cc044dff6f1e9fd996e59fe6637df651 /src/import/chips/p9a/procedures
parent8b4a6f12f80085fe6f734a29b9e61a2674f92ae2 (diff)
downloadtalos-hostboot-4da49bc35fa2b408393a0718942eaf86a418f37b.tar.gz
talos-hostboot-4da49bc35fa2b408393a0718942eaf86a418f37b.zip
Add L1 procedures for p9a and makefiles
Change-Id: I9f56a57f85a1b970bb17adde474ff6f89dc3c19d Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69155 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71844 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9a/procedures')
-rw-r--r--src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config.C24
-rw-r--r--src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config.H32
-rw-r--r--src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config_thermal.C25
-rw-r--r--src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config_thermal.H35
-rw-r--r--src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq.C23
-rw-r--r--src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq.H32
-rw-r--r--src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.C22
-rw-r--r--src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.H31
8 files changed, 224 insertions, 0 deletions
diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config.C b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config.C
index dbeade5c7..cfa7b80b3 100644
--- a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config.C
+++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config.C
@@ -22,3 +22,27 @@
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
+
+///
+/// @file p9a_mss_eff_config.C
+/// @brief Command and Control for the memory subsystem - populate attributes
+///
+// *HWP HWP Owner: Andre Marin <aamarin@us.ibm.com>
+// *HWP HWP Backup: Louis Stermole <stermole@us.ibm.com>
+// *HWP Team: Memory
+// *HWP Level: 1
+// *HWP Consumed by: FSP:HB
+
+// fapi2
+#include <p9a_mss_eff_config.H>
+
+
+///
+/// @brief Configure the attributes for each controller
+/// @param[in] i_target port target
+/// @return FAPI2_RC_SUCCESS iff ok
+///
+fapi2::ReturnCode p9a_mss_eff_config( const fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT>& i_target )
+{
+ return fapi2::FAPI2_RC_SUCCESS;
+}
diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config.H b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config.H
index 0f2565844..528dc2af0 100644
--- a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config.H
+++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config.H
@@ -22,3 +22,35 @@
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
+
+///
+/// @file p9a_mss_eff_config.H
+/// @brief Command and Control for the memory subsystem - populate attributes
+///
+// *HWP HWP Owner: Louis Stermole <stermole@us.ibm.com>
+// *HWP HWP Backup: Andre A. Marin <aamarin@us.ibm.com>
+// *HWP Team: Memory
+// *HWP Level: 1
+// *HWP Consumed by: FSP:HB
+
+#ifndef P9A_MSS_EFF_CONFIG_H_
+#define P9A_MSS_EFF_CONFIG_H_
+
+#include <fapi2.H>
+#include <vector>
+
+typedef fapi2::ReturnCode (*p9a_mss_eff_config_FP_t) (const fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT>&);
+
+extern "C"
+{
+
+ ///
+ /// @brief Configure the attributes for each controller
+ /// @param[in] i_target port target
+ /// @return FAPI2_RC_SUCCESS iff ok
+ ///
+ fapi2::ReturnCode p9a_mss_eff_config( const fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT>& i_target );
+
+}
+
+#endif
diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config_thermal.C b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config_thermal.C
index 1e49f77cc..989fed6ab 100644
--- a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config_thermal.C
+++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config_thermal.C
@@ -22,3 +22,28 @@
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
+
+///
+/// @file p9a_mss_eff_config_thermal.C
+/// @brief Perform thermal calculations as part of the effective configuration
+///
+// *HWP HWP Owner: Andre A. Marin <aamarin@us.ibm.com>
+// *HWP HWP Backup: Michael Pardeik <pardeik@us.ibm.com>
+// *HWP Team: Memory
+// *HWP Level: 1
+// *HWP Consumed by: FSP:HB
+
+// fapi2
+#include <p9a_mss_eff_config_thermal.H>
+
+///
+/// @brief Perform thermal calculations as part of the effective configuration
+/// @param[in] i_targets vector of ports (e.g., MEM_PORT) all on the same VDDR domain
+/// @return FAPI2_RC_SUCCESS iff ok
+/// @note sets ATTR_MSS_MEM_WATT_TARGET, ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_PORT and _PER_SLOT, and ATTR_MSS_PORT_MAXPOWER
+///
+fapi2::ReturnCode p9a_mss_eff_config_thermal( const std::vector< fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT> >&
+ i_targets )
+{
+ return fapi2::FAPI2_RC_SUCCESS;
+}
diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config_thermal.H b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config_thermal.H
index 9eed3d56f..c54c11787 100644
--- a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config_thermal.H
+++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_eff_config_thermal.H
@@ -22,3 +22,38 @@
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
+
+///
+/// @file p9a_mss_eff_config_thermal.H
+/// @brief Perform thermal calculations as part of the effective configuration
+///
+// *HWP HWP Owner: Andre A. Marin <aamarin@us.ibm.com>
+// *HWP HWP Backup: Michael Pardeik <pardeik@us.ibm.com>
+// *HWP Team: Memory
+// *HWP Level: 1
+// *HWP Consumed by: FSP:HB
+
+#ifndef P9A_MSS_EFF_CONFIG_THERMAL_H_
+#define P9A_MSS_EFF_CONFIG_THERMAL_H_
+
+#include <fapi2.H>
+#include <vector>
+
+typedef fapi2::ReturnCode (*p9a_mss_eff_config_thermal_FP_t) (const std::vector
+ <fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT>>&);
+
+extern "C"
+{
+
+ ///
+ /// @brief Perform thermal calculations as part of the effective configuration
+ /// @param[in] i_targets vector of ports (e.g., MEM_PORT) all on the same VDDR domain
+ /// @return FAPI2_RC_SUCCESS iff ok
+ /// @note sets ATTR_MSS_MEM_WATT_TARGET, ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_PORT and _PER_SLOT, and ATTR_MSS_PORT_MAXPOWER
+ ///
+ fapi2::ReturnCode p9a_mss_eff_config_thermal( const std::vector< fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT> >&
+ i_targets );
+
+}
+
+#endif
diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq.C b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq.C
index e8bd5dcdd..f0a06de0b 100644
--- a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq.C
+++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq.C
@@ -22,3 +22,26 @@
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
+
+///
+/// @file p9a_mss_freq.C
+/// @brief Calculate and save off DIMM frequencies
+///
+// *HWP HWP Owner: Andre Marin <aamarin@us.ibm.com>
+// *HWP HWP Backup: Louis Stermole <stermole@us.ibm.com>
+// *HWP Team: Memory
+// *HWP Level: 1
+// *HWP Consumed by: FSP:HB
+
+// fapi2
+#include <p9a_mss_freq.H>
+
+///
+/// @brief Calculate and save off DIMM frequencies
+/// @param[in] i_target port target
+/// @return FAPI2_RC_SUCCESS iff ok
+///
+fapi2::ReturnCode p9a_mss_freq( const fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT>& i_target )
+{
+ return fapi2::FAPI2_RC_SUCCESS;
+}
diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq.H b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq.H
index 6ef3131e4..179292a80 100644
--- a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq.H
+++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_freq.H
@@ -22,3 +22,35 @@
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
+
+///
+/// @file p9a_mss_freq.H
+/// @brief Calculate and save off DIMM frequencies
+///
+// *HWP HWP Owner: Louis Stermole <stermole@us.ibm.com>
+// *HWP HWP Backup: Andre A. Marin <aamarin@us.ibm.com>
+// *HWP Team: Memory
+// *HWP Level: 1
+// *HWP Consumed by: FSP:HB
+
+#ifndef P9A_MSS_FREQ_H_
+#define P9A_MSS_FREQ_H_
+
+#include <fapi2.H>
+#include <vector>
+
+typedef fapi2::ReturnCode (*p9a_mss_freq_FP_t) (const fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT>&);
+
+extern "C"
+{
+
+ ///
+ /// @brief Calculate and save off DIMM frequencies
+ /// @param[in] i_target port target
+ /// @return FAPI2_RC_SUCCESS iff ok
+ ///
+ fapi2::ReturnCode p9a_mss_freq( const fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT>& i_target );
+
+}
+
+#endif
diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.C b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.C
index 14411d27a..6644edf95 100644
--- a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.C
+++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.C
@@ -22,3 +22,25 @@
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
+
+///
+/// @file p9a_mss_volt.C
+/// @brief Calculate and save off rail voltages
+///
+// *HWP HWP Owner: Louis Stermole <stermole@us.ibm.com>
+// *HWP HWP Backup: Andre A. Marin <aamarin@us.ibm.com>
+// *HWP Team: Memory
+// *HWP Level: 3
+// *HWP Consumed by: FSP:HB
+
+#include <p9a_mss_volt.H>
+
+///
+/// @brief Calculate and save off rail voltages
+/// @param[in] i_targets vector of ports (e.g., MEM_PORT)
+/// @return FAPI2_RC_SUCCESS iff ok
+///
+fapi2::ReturnCode p9a_mss_volt( const std::vector< fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT> >& i_targets )
+{
+ return fapi2::FAPI2_RC_SUCCESS;
+} // p9_mss_volt
diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.H b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.H
index a3acfade0..0eb038484 100644
--- a/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.H
+++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_mss_volt.H
@@ -22,3 +22,34 @@
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
+
+///
+/// @file p9a_mss_volt.H
+/// @brief Calculate and save off rail voltages
+///
+// *HWP HWP Owner: Louis Stermole <stermole@us.ibm.com>
+// *HWP HWP Backup: Andre A. Marin <aamarin@us.ibm.com>
+// *HWP Team: Memory
+// *HWP Level: 3
+// *HWP Consumed by: FSP:HB
+
+#ifndef P9A_MSS_VOLT_H_
+#define P9A_MSS_VOLT_H_
+
+#include <fapi2.H>
+#include <vector>
+
+typedef fapi2::ReturnCode (*p9a_mss_volt_FP_t) (const std::vector <fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT>>&);
+
+extern "C"
+{
+
+ ///
+ /// @brief Calculate and save off rail voltages
+ /// @param[in] i_targets vector of ports (e.g., MEM_PORT)
+ /// @return FAPI2_RC_SUCCESS iff ok
+ ///
+ fapi2::ReturnCode p9a_mss_volt( const std::vector< fapi2::Target<fapi2::TARGET_TYPE_MEM_PORT> >& i_targets );
+}
+
+#endif
OpenPOWER on IntegriCloud