diff options
| author | Stephen Glancy <sglancy@us.ibm.com> | 2018-12-13 14:08:12 -0600 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2019-02-05 17:01:56 -0600 |
| commit | 8d0bb9d30bd0794ba572ad50238d13c18c9c0aef (patch) | |
| tree | b83575b70f7772b92208042ebef9542ad8b592a4 /src/import/chips/p9/procedures/xml/attribute_info | |
| parent | c9b82b3883b174d1cf181e9f0b9c9f261ccfa132 (diff) | |
| download | talos-hostboot-8d0bb9d30bd0794ba572ad50238d13c18c9c0aef.tar.gz talos-hostboot-8d0bb9d30bd0794ba572ad50238d13c18c9c0aef.zip | |
Updates MWD_COARSE to run multiple patterns
Change-Id: Idc5ea0ddbc7d19ff79d0f802ba966f05bdcc18c3
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69848
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: Louis Stermole <stermole@us.ibm.com>
Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69861
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/xml/attribute_info')
| -rw-r--r-- | src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml | 13 |
1 files changed, 13 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml index 7d3d719f0..5f11a0646 100644 --- a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml +++ b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml @@ -3033,6 +3033,19 @@ </attribute> <attribute> + <id>ATTR_MSS_LRDIMM_TRAINING_PATTERN</id> + <targetType>TARGET_TYPE_MCS</targetType> + <description> + Patterns for LRDIMM training steps + </description> + <initToZero></initToZero> + <writeable/> + <valueType>uint8</valueType> + <array> 5 </array> + <mssAccessorName>lrdimm_training_pattern</mssAccessorName> + </attribute> + + <attribute> <id>ATTR_MSS_EFF_ODT_RD</id> <targetType>TARGET_TYPE_MCS</targetType> <description> |
