diff options
author | Joachim Fenkes <fenkes@de.ibm.com> | 2018-09-06 17:52:07 +0200 |
---|---|---|
committer | Christian R. Geddes <crgeddes@us.ibm.com> | 2019-02-12 16:51:40 -0600 |
commit | 5d01411aaf3bc872f9b1c728529fa6822407c612 (patch) | |
tree | 50380ea79cad9f773527812a6058196bdfa49b03 /src/import/chips/p9/procedures/hwp | |
parent | 7f8346297acd6ba8b77abce4ef98186338b92680 (diff) | |
download | talos-hostboot-5d01411aaf3bc872f9b1c728529fa6822407c612.tar.gz talos-hostboot-5d01411aaf3bc872f9b1c728529fa6822407c612.zip |
p9_sbe_lpc_init: Skip final error check for Fleetwood GA1
As a temporary workaround for SW440738, ignore errors after LPC init
so we don't halt the IPL for a benign LPC error on the alt master LPC.
If the master LPC happens to have a problem we'll find out soon enough.
Change-Id: I2d97efe6b49bfab83b834dde31ed878588339bd0
CQ: SW440738
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/65767
Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Reviewed-by: Dean Sanner <dsanner@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71487
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp')
-rw-r--r-- | src/import/chips/p9/procedures/hwp/perv/p9_sbe_lpc_init.C | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/hwp/perv/p9_sbe_lpc_init.C b/src/import/chips/p9/procedures/hwp/perv/p9_sbe_lpc_init.C index b96dc9038..6c4b9d930 100644 --- a/src/import/chips/p9/procedures/hwp/perv/p9_sbe_lpc_init.C +++ b/src/import/chips/p9/procedures/hwp/perv/p9_sbe_lpc_init.C @@ -180,6 +180,7 @@ fapi2::ReturnCode p9_sbe_lpc_init( FAPI_TRY(lpc_write(i_target_chip, LPCM_LPC_MASTER_TIMEOUT_REG, LPCM_LPC_MASTER_TIMEOUT_VALUE), "Error trying to set up the LPC host controller timeout"); +#if 0 // disable check for GA1 to make sure system boots if backup LPC is held in reset when backup DPSS breaks - SW440738 //------------------------------------------------------------------------------------------ //--- STEP 4: Check that everyone is happy //------------------------------------------------------------------------------------------ @@ -190,6 +191,7 @@ fapi2::ReturnCode p9_sbe_lpc_init( set_FFDC_TARGET_CHIP(i_target_chip). set_TARGET_CHIP(i_target_chip), "The OPB master indicated an error after LPC setup"); +#endif FAPI_DBG("p9_sbe_lpc_init: Exiting ..."); |