diff options
author | Greg Still <stillgs@us.ibm.com> | 2017-07-10 00:38:21 -0500 |
---|---|---|
committer | Dean Sanner <dsanner@us.ibm.com> | 2017-07-14 08:35:39 -0400 |
commit | c0cb66e57706b3791562f84f9e469293f6e0a11e (patch) | |
tree | 5a220ef5db73c8c89ad20a1fa525c2724d119524 /src/import/chips/p9/procedures/hwp/pm/p9_pm_stop_gpe_init.C | |
parent | b3535c2dbc21ac366e0582bfef06533923dac7dc (diff) | |
download | talos-hostboot-c0cb66e57706b3791562f84f9e469293f6e0a11e.tar.gz talos-hostboot-c0cb66e57706b3791562f84f9e469293f6e0a11e.zip |
PM: Delete deprecated attributes
- Complete the move to platform SYSTEM_*_DISABLED and HWP *_ENABLED attributes
- Added VDM DPLL response attribute to CME header mapping
- Updated review comments
Change-Id: If8f8e42fd94825623315e8a7c28105cca8c8c8b2
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42918
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com>
Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com>
Reviewed-by: Matt K. Light <mklight@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42920
Reviewed-by: Dean Sanner <dsanner@us.ibm.com>
Tested-by: Dean Sanner <dsanner@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/pm/p9_pm_stop_gpe_init.C')
-rw-r--r-- | src/import/chips/p9/procedures/hwp/pm/p9_pm_stop_gpe_init.C | 21 |
1 files changed, 10 insertions, 11 deletions
diff --git a/src/import/chips/p9/procedures/hwp/pm/p9_pm_stop_gpe_init.C b/src/import/chips/p9/procedures/hwp/pm/p9_pm_stop_gpe_init.C index 08295568b..a3f7bf886 100644 --- a/src/import/chips/p9/procedures/hwp/pm/p9_pm_stop_gpe_init.C +++ b/src/import/chips/p9/procedures/hwp/pm/p9_pm_stop_gpe_init.C @@ -247,21 +247,20 @@ fapi2::ReturnCode p9_pm_stop_gpe_init( "ERROR: Failed to assert DPLL in mode 1 and set slew rate to 1"); } - uint8_t l_ivrms_attrval = 0; + uint8_t l_ivrm_attrval = 0; uint8_t l_vdm_attrval = 0; - FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_IVRMS_ENABLED, - FAPI_SYSTEM, - l_ivrms_attrval), - "Error from FAPI_ATTR_GET for attribute ATTR_SYSTEM_IVRMS_ENABLED" ); - + FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_IVRM_ENABLED, + i_target, + l_ivrm_attrval), + "Error from FAPI_ATTR_GET for attribute ATTR_IVRM_ENABLED" ); - FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_VDM_ENABLE, - FAPI_SYSTEM, + FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_VDM_ENABLED, + i_target, l_vdm_attrval), - "Error from FAPI_ATTR_GET for attribute ATTR_VDM_ENABLE" ); + "Error from FAPI_ATTR_GET for attribute ATTR_VDM_ENABLED" ); - if((l_vdm_attrval || l_ivrms_attrval)) + if((l_vdm_attrval || l_ivrm_attrval)) { //check vref calibration bit set or not //PERV_TP_KVREF_AND_VMEAS_MODE_STATUS_REG @@ -276,7 +275,7 @@ fapi2::ReturnCode p9_pm_stop_gpe_init( .set_CHIP(i_target) .set_VREF_CALIBRATION_ADDRESS(0x01020007) .set_IS_VDM_ENABLED(l_vdm_attrval) - .set_IS_IVRM_ENABLED(l_ivrms_attrval), + .set_IS_IVRM_ENABLED(l_ivrm_attrval), "ERROR; VREF calibration bit is not set %x", (uint32_t)l_data64); } |