summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/p9_mss_draminit.C
diff options
context:
space:
mode:
authorBrian Silver <bsilver@us.ibm.com>2016-10-24 10:15:38 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2016-10-30 21:46:22 -0400
commiteb8d7a7032f18aef350efac9e70f90d6394ec06a (patch)
treeda3b3a50f10cbfa61db3bd6e803ae93f20978543 /src/import/chips/p9/procedures/hwp/memory/p9_mss_draminit.C
parent2b65fdce675d1e7cc7b6ca4db9d3dd978926203c (diff)
downloadtalos-hostboot-eb8d7a7032f18aef350efac9e70f90d6394ec06a.tar.gz
talos-hostboot-eb8d7a7032f18aef350efac9e70f90d6394ec06a.zip
Change parity error FIR clear from after MRS to before
Change-Id: I1911d85225b25f0e900c0920e3cef92161089de8 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31714 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Reviewed-by: Brian R. Silver <bsilver@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31802 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/memory/p9_mss_draminit.C')
-rw-r--r--src/import/chips/p9/procedures/hwp/memory/p9_mss_draminit.C7
1 files changed, 4 insertions, 3 deletions
diff --git a/src/import/chips/p9/procedures/hwp/memory/p9_mss_draminit.C b/src/import/chips/p9/procedures/hwp/memory/p9_mss_draminit.C
index 4b1df09f4..ed955b478 100644
--- a/src/import/chips/p9/procedures/hwp/memory/p9_mss_draminit.C
+++ b/src/import/chips/p9/procedures/hwp/memory/p9_mss_draminit.C
@@ -144,12 +144,13 @@ extern "C"
// Load RCD control words
FAPI_TRY( mss::rcd_load(i_target) );
+ // Register has been configured, so we can unmask 'training' errors which includes parity
+ // which we want to see during MRS load
+ FAPI_TRY( mss::unmask_training_errors(i_target) );
+
// Load MRS
FAPI_TRY( mss::mrs_load(i_target) );
- // If we're all good, set up things so training's errors are in the right state
- FAPI_TRY( mss::unmask_training_errors(i_target) );
-
fapi_try_exit:
FAPI_INF("End draminit: %s (0x%lx)", mss::c_str(i_target), uint64_t(fapi2::current_err));
return fapi2::current_err;
OpenPOWER on IntegriCloud