diff options
| author | Matthew Hickman <Matthew.Hickman@ibm.com> | 2018-03-07 10:46:11 -0600 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2018-03-11 12:15:28 -0400 |
| commit | 48d464158bc349eee52abc41eb40239424652188 (patch) | |
| tree | a718abbe619b37f4b779be41e976b99a87bc9855 /src/import/chips/p9/procedures/hwp/memory/lib/mc | |
| parent | 309422a68f39d09263b48bf341e8ef1bf8c2f8e8 (diff) | |
| download | talos-hostboot-48d464158bc349eee52abc41eb40239424652188.tar.gz talos-hostboot-48d464158bc349eee52abc41eb40239424652188.zip | |
Fixed MNFG Attribute handing for TCE Corrections
Change-Id: I125bfbcb025b24a771d8c899d9045677878e064f
CQ: SW419525
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/55198
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Louis Stermole <stermole@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/55208
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/memory/lib/mc')
| -rw-r--r-- | src/import/chips/p9/procedures/hwp/memory/lib/mc/port.H | 7 |
1 files changed, 4 insertions, 3 deletions
diff --git a/src/import/chips/p9/procedures/hwp/memory/lib/mc/port.H b/src/import/chips/p9/procedures/hwp/memory/lib/mc/port.H index 529ed2a6c..a72a74d8b 100644 --- a/src/import/chips/p9/procedures/hwp/memory/lib/mc/port.H +++ b/src/import/chips/p9/procedures/hwp/memory/lib/mc/port.H @@ -410,16 +410,17 @@ void set_enable_ue_noise_window( fapi2::buffer<uint64_t>& io_data, const mss::st template< fapi2::TargetType T = fapi2::TARGET_TYPE_MCA, typename TT = portTraits<T> > fapi2::ReturnCode setup_read_pointer_delay (const fapi2::Target<T>& i_target) { + constexpr uint64_t MNFG_REPAIRS_DISABLED_ATTR = 56; fapi2::buffer<uint64_t> l_data; - uint64_t mnfg_flag = 0; + fapi2::buffer<uint64_t> l_mnfg_buffer; mss::states l_state = mss::OFF; FAPI_TRY( mss::read_recr_register(i_target, l_data ), "%s: Failed read_recr_register", mss::c_str(i_target)); mss::set_read_pointer_delay(l_data, mss::ON); // Check for manufacturing disable dram repair flag to disable TCE correction - FAPI_TRY( mss::mnfg_flags(mnfg_flag), "%s: Failed mnfg_flags check", mss::c_str(i_target) ); - l_state = (mnfg_flag == fapi2::ENUM_ATTR_MNFG_FLAGS_MNFG_DISABLE_DRAM_REPAIRS ) ? mss::OFF : mss::ON; + FAPI_TRY( mss::mnfg_flags(l_mnfg_buffer), "%s: Failed mnfg_flags check", mss::c_str(i_target) ); + l_state = ( l_mnfg_buffer.getBit<MNFG_REPAIRS_DISABLED_ATTR>() ) ? mss::OFF : mss::ON; mss::set_tce_correction(l_data, l_state); FAPI_TRY( mss::write_recr_register(i_target, l_data), "%s: Failed write_recr_register", mss::c_str(i_target)); |
