diff options
| author | Yue Du <daviddu@us.ibm.com> | 2017-02-20 11:38:24 -0600 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2017-03-01 14:36:20 -0500 |
| commit | 8f238fc355f7731774588d51a67832f0db62c372 (patch) | |
| tree | f494d2600d12f84f63c6fc1bfbc61bb5f4421131 /src/import/chips/p9/procedures/hwp/core | |
| parent | 1a2e5662b8ec807995575b389f1c7f9f4287ec74 (diff) | |
| download | talos-hostboot-8f238fc355f7731774588d51a67832f0db62c372.tar.gz talos-hostboot-8f238fc355f7731774588d51a67832f0db62c372.zip | |
IPL/Stop: Assert ABIST_SRAM_MODE_DC to support ABIST Recovery
Change-Id: I4465535c32e3cde8e8e2f0f3a13bb1d66d1f7614
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/36728
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: Joachim Fenkes <fenkes@de.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Reviewed-by: ASHISH A. MORE <ashish.more@in.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/36731
Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/core')
| -rw-r--r-- | src/import/chips/p9/procedures/hwp/core/p9_hcd_core_stopclocks.C | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/hwp/core/p9_hcd_core_stopclocks.C b/src/import/chips/p9/procedures/hwp/core/p9_hcd_core_stopclocks.C index 9c388c28b..45eedf71f 100644 --- a/src/import/chips/p9/procedures/hwp/core/p9_hcd_core_stopclocks.C +++ b/src/import/chips/p9/procedures/hwp/core/p9_hcd_core_stopclocks.C @@ -220,6 +220,10 @@ p9_hcd_core_stopclocks( FAPI_DBG("Assert skew sense to skew adjust fence via NET_CTRL0[22]"); FAPI_TRY(putScom(i_target, C_NET_CTRL0_WOR, MASK_SET(22))); + FAPI_DBG("Drop ABIST_SRAM_MODE_DC to support ABIST Recovery via BIST[1]"); + FAPI_TRY(getScom(i_target, C_BIST, l_data64)); + FAPI_TRY(putScom(i_target, C_BIST, DATA_UNSET(1))); + FAPI_DBG("Assert vital fence via CPLT_CTRL1[3]"); FAPI_TRY(putScom(i_target, C_CPLT_CTRL1_OR, MASK_SET(3))); |
