summaryrefslogtreecommitdiffstats
path: root/src/import/chips/centaur/procedures/hwp
diff options
context:
space:
mode:
authorPrachi Gupta <pragupta@us.ibm.com>2017-09-08 15:01:59 -0500
committerChristian R. Geddes <crgeddes@us.ibm.com>2017-09-12 10:51:29 -0400
commit62a80b8e13df4c383635287a0f685c789c8e5a83 (patch)
tree62afffe745fdf58246f8f7319e0114be8d220ea0 /src/import/chips/centaur/procedures/hwp
parentbbefd43f41c6c36d16945ce6e562fc201c1ff549 (diff)
downloadtalos-hostboot-62a80b8e13df4c383635287a0f685c789c8e5a83.tar.gz
talos-hostboot-62a80b8e13df4c383635287a0f685c789c8e5a83.zip
Update memory makefiles to compile correctly in hostboot
Change-Id: I7ee6ab19421f5407c8d095191d9e6e889ea8b8f7 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45977 Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45982 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import/chips/centaur/procedures/hwp')
-rwxr-xr-xsrc/import/chips/centaur/procedures/hwp/memory/p9c_mss_ddr_phy_reset.mk2
-rwxr-xr-xsrc/import/chips/centaur/procedures/hwp/memory/p9c_mss_draminit_training.mk4
-rwxr-xr-xsrc/import/chips/centaur/procedures/hwp/memory/p9c_mss_draminit_training_advanced.mk10
3 files changed, 8 insertions, 8 deletions
diff --git a/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_ddr_phy_reset.mk b/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_ddr_phy_reset.mk
index c59a4abd9..cfe802b76 100755
--- a/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_ddr_phy_reset.mk
+++ b/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_ddr_phy_reset.mk
@@ -28,6 +28,6 @@
PROCEDURE=p9c_mss_ddr_phy_reset
lib${PROCEDURE}_DEPLIBS+=p9c_dimmBadDqBitmapFuncs
lib${PROCEDURE}_DEPLIBS+=p9c_mss_unmask_errors
-OBJS+=p9c_mss_termination_control.o
+lib${PROCEDURE}_DEPLIBS+=p9c_mss_termination_control
$(eval $(call ADD_MEMORY_INCDIRS,$(PROCEDURE)))
$(call BUILD_PROCEDURE)
diff --git a/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_draminit_training.mk b/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_draminit_training.mk
index 6ed176803..40f210764 100755
--- a/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_draminit_training.mk
+++ b/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_draminit_training.mk
@@ -28,9 +28,9 @@
PROCEDURE=p9c_mss_draminit_training
lib${PROCEDURE}_DEPLIBS+=p9c_dimmBadDqBitmapFuncs
lib${PROCEDURE}_DEPLIBS+=p9c_mss_funcs
-OBJS+=p9c_mss_mrs6_DDR4.o
+lib${PROCEDURE}_DEPLIBS+=p9c_mss_mrs6_DDR4
lib${PROCEDURE}_DEPLIBS+=p9c_mss_ddr4_funcs
-OBJS+=p9c_mss_access_delay_reg.o
+lib${PROCEDURE}_DEPLIBS+=p9c_mss_access_delay_reg
lib${PROCEDURE}_DEPLIBS+=p9c_mss_unmask_errors
$(eval $(call ADD_MEMORY_INCDIRS,$(PROCEDURE)))
$(call BUILD_PROCEDURE)
diff --git a/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_draminit_training_advanced.mk b/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_draminit_training_advanced.mk
index 07094c17f..59c566711 100755
--- a/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_draminit_training_advanced.mk
+++ b/src/import/chips/centaur/procedures/hwp/memory/p9c_mss_draminit_training_advanced.mk
@@ -30,11 +30,11 @@ $(eval $(call ADD_MEMORY_INCDIRS,$(PROCEDURE)))
OBJS+=p9c_mss_mcbist.o
OBJS+=p9c_mss_mcbist_common.o
OBJS+=p9c_mss_mcbist_address.o
-lib${PROCEDURE}_DEPLIBS+=p9c_dimmBadDqBitmapFuncs
-OBJS+=p9c_mss_termination_control.o
OBJS+=p9c_mss_generic_shmoo.o
+lib${PROCEDURE}_DEPLIBS+=p9c_dimmBadDqBitmapFuncs
+lib${PROCEDURE}_DEPLIBS+=p9c_mss_termination_control
lib${PROCEDURE}_DEPLIBS+=p9c_mss_unmask_errors
-OBJS+=p9c_mss_mrs6_DDR4.o
-OBJS+=p9c_mss_access_delay_reg.o
-OBJS+=p9c_mss_funcs.o
+lib${PROCEDURE}_DEPLIBS+=p9c_mss_mrs6_DDR4
+lib${PROCEDURE}_DEPLIBS+=p9c_mss_access_delay_reg
+lib${PROCEDURE}_DEPLIBS+=p9c_mss_funcs
$(call BUILD_PROCEDURE)
OpenPOWER on IntegriCloud