summaryrefslogtreecommitdiffstats
path: root/src/build/citest/etc/workarounds.postsimsetup
diff options
context:
space:
mode:
authorspashabk-in <shakeebbk@in.ibm.com>2018-04-16 04:14:00 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2018-04-16 23:09:37 -0400
commitdb290e5713a3eac4f12558f9feafecd1c8c362e5 (patch)
tree76259af396056a98cfe47473720b4fd7f1ef3add /src/build/citest/etc/workarounds.postsimsetup
parent00f61a16e74c91081f06b5db91798d59cb35a5e0 (diff)
downloadtalos-hostboot-db290e5713a3eac4f12558f9feafecd1c8c362e5.tar.gz
talos-hostboot-db290e5713a3eac4f12558f9feafecd1c8c362e5.zip
Compile SBE cumulus DD1.2 images
CMVC-Prereq: 1051972 Change-Id: I2a2af8e660737c844e109fc2c59c9cc55f45fc69 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/57261 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/build/citest/etc/workarounds.postsimsetup')
-rwxr-xr-xsrc/build/citest/etc/workarounds.postsimsetup6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/build/citest/etc/workarounds.postsimsetup b/src/build/citest/etc/workarounds.postsimsetup
index eb53ae00f..15edd98e5 100755
--- a/src/build/citest/etc/workarounds.postsimsetup
+++ b/src/build/citest/etc/workarounds.postsimsetup
@@ -32,3 +32,9 @@
#mkdir -p $sb/simu/data/cec-chip/
#cp $BACKING_BUILD/src/simu/data/cec-chip/base_cec_chip_file $sb/simu/data/cec-chip
#patch -p0 $sb/simu/data/cec-chip/base_cec_chip_file $PROJECT_ROOT/src/build/citest/etc/patches/my_patch_File
+
+#pull-in SBE makefile change for cumulus DD1.2
+sbex -t 1051972
+cd $sb/sbei/sbfw/
+mk -a && mk install_all
+cd -
OpenPOWER on IntegriCloud