summaryrefslogtreecommitdiffstats
path: root/src/build/citest/etc/workarounds.postsimsetup
diff options
context:
space:
mode:
authorPrem Shanker Jha <premjha2@in.ibm.com>2017-01-11 03:50:31 -0600
committerDaniel M. Crowell <dcrowell@us.ibm.com>2017-03-07 13:15:41 -0500
commit87b860b6db184be978693a962fc4fb7c9e8a7c80 (patch)
treeb92997854fbca31184305ba43bf28f847818b040 /src/build/citest/etc/workarounds.postsimsetup
parentc37b652529913626274b3257d8ceed79b6d6763a (diff)
downloadtalos-hostboot-87b860b6db184be978693a962fc4fb7c9e8a7c80.tar.gz
talos-hostboot-87b860b6db184be978693a962fc4fb7c9e8a7c80.zip
PM: Addressed various observations on Hcode Image Build
Commit ensures a bad return code when : - attribute used is not available - hw image has no scan rings - image size check fails In many cases it was just producing an error trace. CMVC-Prereq: 1018118 Change-Id: Ia67964e46af7251b45bbd192a8fcb78274c17353 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/34710 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35214 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/build/citest/etc/workarounds.postsimsetup')
-rwxr-xr-xsrc/build/citest/etc/workarounds.postsimsetup4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/build/citest/etc/workarounds.postsimsetup b/src/build/citest/etc/workarounds.postsimsetup
index af86463f9..ac21ab399 100755
--- a/src/build/citest/etc/workarounds.postsimsetup
+++ b/src/build/citest/etc/workarounds.postsimsetup
@@ -34,3 +34,7 @@
#cp $BACKING_BUILD/src/simu/data/cec-chip/base_cec_chip_file $sb/simu/data/cec-chip
#patch -p0 $sb/simu/data/cec-chip/base_cec_chip_file $PROJECT_ROOT/src/build/citest/etc/patches/my_patch_File
+#Need a newer HW image due to some co-reqs, pull in hw022817a.910
+sbex -t 1018118
+cd $sb/engd/href/
+mk -a -k
OpenPOWER on IntegriCloud