summaryrefslogtreecommitdiffstats
path: root/src/build/citest/etc/workarounds.postsimsetup
diff options
context:
space:
mode:
authorPrachi Gupta <pragupta@us.ibm.com>2017-03-14 11:42:59 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2017-03-14 17:17:31 -0400
commit50309ba9ac302a01d2179d92c8f43c9e464bb3d3 (patch)
tree3861b3b6d4b766d8a22725fab1c669eebfd5534f /src/build/citest/etc/workarounds.postsimsetup
parent96a7319b27938693a9778ce4cc01251a1aca87bd (diff)
downloadtalos-hostboot-50309ba9ac302a01d2179d92c8f43c9e464bb3d3.tar.gz
talos-hostboot-50309ba9ac302a01d2179d92c8f43c9e464bb3d3.zip
update bbuild and remove hw image sbex
Change-Id: I7aa4aecc9436b3bdfd4471c802fc4534d6e04857 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37916 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Elizabeth K. Liner <eliner@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/build/citest/etc/workarounds.postsimsetup')
-rwxr-xr-xsrc/build/citest/etc/workarounds.postsimsetup19
1 files changed, 1 insertions, 18 deletions
diff --git a/src/build/citest/etc/workarounds.postsimsetup b/src/build/citest/etc/workarounds.postsimsetup
index 3bbc5edc8..69054712e 100755
--- a/src/build/citest/etc/workarounds.postsimsetup
+++ b/src/build/citest/etc/workarounds.postsimsetup
@@ -32,21 +32,4 @@
#echo "+++ Updating something wonderful in a simics file"
#mkdir -p $sb/simu/data/cec-chip/
#cp $BACKING_BUILD/src/simu/data/cec-chip/base_cec_chip_file $sb/simu/data/cec-chip
-#patch -p0 $sb/simu/data/cec-chip/base_cec_chip_file $PROJECT_ROOT/src/build/citest/etc/patches/my_patch_File
-
-#Need a newer HW image due to some co-reqs, pull in hw022817a.910
-sbex -t 1018118
-cd $sb/engd/href/
-mk -a -k
-
-### RTC 170736 - Patch begins
-echo "+++ Updating p9n.act file for p9_fab_iovalid_link_validate"
-echo "+++ SB: " $sb
-echo "+++ BACKING_BUILD: " $BACKING_BUILD
-echo "+++ PROJECT_ROOT: " $PROJECT_ROOT
-
-mkdir -p $sb/simu/data/cec-chip/
-cp $BACKING_BUILD/src/simu/data/cec-chip/p9n.act $sb/simu/data/cec-chip/
-patch -p0 $sb/simu/data/cec-chip/p9n.act $PROJECT_ROOT/src/build/citest/etc/patches/p9n.act_fab_io_patch
-### RTC 170736 - Patch ends
-
+#patch -p0 $sb/simu/data/cec-chip/base_cec_chip_file $PROJECT_ROOT/src/build/citest/etc/patches/my_patch_File \ No newline at end of file
OpenPOWER on IntegriCloud