summaryrefslogtreecommitdiffstats
path: root/src/HBconfig
diff options
context:
space:
mode:
authorChristian Geddes <crgeddes@us.ibm.com>2019-01-30 11:22:50 -0600
committerDaniel M. Crowell <dcrowell@us.ibm.com>2019-02-05 16:55:41 -0600
commitd054b917fa8bd693a248628519c81b9143e87af1 (patch)
tree93a900d1889bd769a1e6a81842d0a494e6dc48cc /src/HBconfig
parentde881124f74c2a869e633fafa9a574ef8ea45ce8 (diff)
downloadtalos-hostboot-d054b917fa8bd693a248628519c81b9143e87af1.tar.gz
talos-hostboot-d054b917fa8bd693a248628519c81b9143e87af1.zip
Add temporary Axone simics workarounds to progress IPL
Currently there is no VRM hooked up to the other side of the AVSbus in simics. The simics team is working on this but for now we need to skip the istep that calls setup evid to set voltages. This can be removed when Simics gets this working. Also for now we are will skip starting checkstop handling early on in the IPL because the OCC model is not finished. This also can be changed when the model starts working. Change-Id: Ia0df49fedae97acceefe07e3f3c903bbe6aac83d Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71097 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> Reviewed-by: Matt Derksen <mderkse1@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/HBconfig')
-rw-r--r--src/HBconfig5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/HBconfig b/src/HBconfig
index 249f9cf34..72a4c0a45 100644
--- a/src/HBconfig
+++ b/src/HBconfig
@@ -53,3 +53,8 @@ config SUPPORT_PARTIAL_CACHE
help
Support chips that do not have full cache --
intended for early bringup of hardware
+
+config AXONE_BRING_UP
+ default n
+ help
+ Only enable for Axone bringup, will be removed eventually
OpenPOWER on IntegriCloud