summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJoe McGill <jmcgill@us.ibm.com>2018-03-29 14:31:06 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2018-04-16 23:26:30 -0400
commit7780813914d02e6afd8bfa023a214a1037fa8647 (patch)
tree668c48687f15f41285d4c1b60e247e49b7d799e5
parentdb290e5713a3eac4f12558f9feafecd1c8c362e5 (diff)
downloadtalos-hostboot-7780813914d02e6afd8bfa023a214a1037fa8647.tar.gz
talos-hostboot-7780813914d02e6afd8bfa023a214a1037fa8647.zip
FIR updates to match XML changes in 56335
Change-Id: I31f6fbd065e409e99aa4e3ff47e9b6867174fd78 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/56531 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: DANIEL C. HOWE <dchowe@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/56542 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> CI-Ready: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
-rw-r--r--src/import/chips/p9/procedures/hwp/io/p9_io_dmi_scominit.C4
-rw-r--r--src/import/chips/p9/procedures/hwp/nest/p9_chiplet_scominit.C8
2 files changed, 6 insertions, 6 deletions
diff --git a/src/import/chips/p9/procedures/hwp/io/p9_io_dmi_scominit.C b/src/import/chips/p9/procedures/hwp/io/p9_io_dmi_scominit.C
index 01c405aec..f91d4c5eb 100644
--- a/src/import/chips/p9/procedures/hwp/io/p9_io_dmi_scominit.C
+++ b/src/import/chips/p9/procedures/hwp/io/p9_io_dmi_scominit.C
@@ -59,8 +59,8 @@
// Constant definitions
//------------------------------------------------------------------------------
const uint64_t FIR_ACTION0 = 0x0000000000000000ULL;
-const uint64_t FIR_ACTION1 = 0x0068686868000000ULL;
-const uint64_t FIR_MASK = 0xFF97979797FFC000ULL;
+const uint64_t FIR_ACTION1 = 0x2068686868000000ULL;
+const uint64_t FIR_MASK = 0xDF97979797FFC000ULL;
const uint64_t DMI_FIR_ACTION0_REG = 0x07011006;
const uint64_t DMI_FIR_ACTION1_REG = 0x07011007;
diff --git a/src/import/chips/p9/procedures/hwp/nest/p9_chiplet_scominit.C b/src/import/chips/p9/procedures/hwp/nest/p9_chiplet_scominit.C
index 9dd778fe7..497c209aa 100644
--- a/src/import/chips/p9/procedures/hwp/nest/p9_chiplet_scominit.C
+++ b/src/import/chips/p9/procedures/hwp/nest/p9_chiplet_scominit.C
@@ -65,12 +65,12 @@
// Constant definitions
//------------------------------------------------------------------------------
const uint64_t FBC_IOO_TL_FIR_ACTION0 = 0x0000000000000000ULL;
-const uint64_t FBC_IOO_TL_FIR_ACTION1 = 0x0000000000000000ULL;
-const uint64_t FBC_IOO_TL_FIR_MASK = 0xFF6DB0000FFFFFFFULL;
+const uint64_t FBC_IOO_TL_FIR_ACTION1 = 0x0049200000000000ULL;
+const uint64_t FBC_IOO_TL_FIR_MASK = 0xFF2490000FFFF00FULL;
const uint64_t FBC_IOO_DL_FIR_ACTION0 = 0x0000000000000000ULL;
-const uint64_t FBC_IOO_DL_FIR_ACTION1 = 0x0303C0000300FF0CULL;
-const uint64_t FBC_IOO_DL_FIR_MASK = 0xFCFC3FFFFCFF00F3ULL;
+const uint64_t FBC_IOO_DL_FIR_ACTION1 = 0x0303C000033FFFFCULL;
+const uint64_t FBC_IOO_DL_FIR_MASK = 0xFCFC3FFFFCC00003ULL;
// link 0,1 internal errors are a simulation artifact in dd1 so they need to be masked
const uint64_t FBC_IOO_DL_FIR_MASK_SIM = 0xFCFC3FFFFCFF00FFULL;
OpenPOWER on IntegriCloud