diff options
author | Ben Gass <bgass@us.ibm.com> | 2017-04-18 11:30:30 -0500 |
---|---|---|
committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2017-08-02 11:21:37 -0400 |
commit | 0f7f467a682bff6de21287e5fc6f5eede492f8e6 (patch) | |
tree | 8622cb362f8b7d7b63e045901306687eb146bf0b | |
parent | 86e63c64cbb24796f1c7e36416226ac166405a5c (diff) | |
download | talos-hostboot-0f7f467a682bff6de21287e5fc6f5eede492f8e6.tar.gz talos-hostboot-0f7f467a682bff6de21287e5fc6f5eede492f8e6.zip |
Delay required after clock pulse in cen_pll_initf.
Change-Id: I9bd2e0174957066a58c626d4aa77f60e75967251
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/39373
Reviewed-by: Peng Fei Gou <shgoupf@cn.ibm.com>
Reviewed-by: Thi N. Tran <thi@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/43841
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
-rw-r--r-- | src/import/chips/centaur/procedures/hwp/perv/cen_pll_initf.C | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/src/import/chips/centaur/procedures/hwp/perv/cen_pll_initf.C b/src/import/chips/centaur/procedures/hwp/perv/cen_pll_initf.C index 669b40292..ff3f30edd 100644 --- a/src/import/chips/centaur/procedures/hwp/perv/cen_pll_initf.C +++ b/src/import/chips/centaur/procedures/hwp/perv/cen_pll_initf.C @@ -105,6 +105,9 @@ cen_pll_initf(const fapi2::Target<fapi2::TARGET_TYPE_MEMBUF_CHIP>& i_target) l_clk_region.setBit<21>(); // SEL_THOLD_NSL FAPI_TRY(fapi2::putScom(i_target, CEN_CLK_REGION_PCB, l_clk_region), "Error from putScom (CEN_CLK_REGION_PCB, setpulse)"); + + FAPI_TRY(fapi2::delay(0, 10000)); + l_clk_region.flush<0>(); FAPI_TRY(fapi2::putScom(i_target, CEN_CLK_REGION_PCB, l_clk_region), "Error from putScom (CEN_CLK_REGION_PCB, clear)"); |