diff options
| author | Prasad Bg Ranganath <prasadbgr@in.ibm.com> | 2018-04-06 14:23:26 -0500 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2018-04-16 23:33:59 -0400 |
| commit | 01e036e0a5a1f8009978501bf4ff472706868d5f (patch) | |
| tree | 3684e1c7b14c5d9b8b2a532b14bc91ed5440fdac | |
| parent | 84321bd8c5935f373bb6e36acb94ecd7e44eae7a (diff) | |
| download | talos-hostboot-01e036e0a5a1f8009978501bf4ff472706868d5f.tar.gz talos-hostboot-01e036e0a5a1f8009978501bf4ff472706868d5f.zip | |
WOF: Bad IQ data needs to be filtered out
Key_Cronus_Test=PM_REGRESS
Change-Id: Id26174009d2757b99813bc80062ba53984a1265c
CQ:SW424063
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/56887
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com>
Reviewed-by: Francesco A. Campisano <campisan@us.ibm.com>
Dev-Ready: Francesco A. Campisano <campisan@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/56901
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
| -rw-r--r-- | src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.C | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.C b/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.C index 6a93b052d..02b7cb39d 100644 --- a/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.C +++ b/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.C @@ -1555,6 +1555,15 @@ proc_get_mvpd_iddq( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target, fapi2::current_err = fapi2::FAPI2_RC_SUCCESS; } + //Verify ivdd_all_cores_off_caches_off has MSB bit is set + //if yes then initialized to 0 + for (int i = 0; i < IDDQ_MEASUREMENTS; ++i) + { + if ( io_iddqt->ivdd_all_cores_off_caches_off[i] & 0x8000) + { + io_iddqt->ivdd_all_cores_off_caches_off[i] = 0; + } + } // Put out the structure to the trace iddq_print(io_iddqt); |
