summaryrefslogtreecommitdiffstats
path: root/import/chips/p9/procedures
Commit message (Collapse)AuthorAgeFilesLines
...
* PGPE: WOV Hcode Updates (3/3)Rahul Batra2019-01-2511-141/+487
| | | | | | | | | | | | | | | | | | | | | | 3rd commit in the series of 3 commits for Workload Optimized Voltage(WOV) Commit 1. Adds WOV attributes Commit 2(Hostboot). WOV HW procedures changes and global parm updates Commit 3(Hcode). PGPE Hcode changes for WOV(undervolting only) feature Key_Cronus_Test=PM_REGRESS HW-Image-Prereq: I9833e8713d362684c1537b08478a9c9934e5012e CMVC-Prereq: 1074650 Change-Id: I9833e8713d362684c1537b08478a9c9934e5012e Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69465 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* PGPE: WOV HW procs and Global Parm updates (2/3)Rahul Batra2019-01-254-17/+49
| | | | | | | | | | | | | | | | | | | | | | | | 2nd commit in the series of 3 commits for Workload Optimized Voltage(WOV) Commit 1. Adds WOV attributes Commit 2(Hostboot). WOV HW procedures changes and global parm updates Commit 3(Hcode). PGPE Hcode changes for WOV(undervolting only) feature Key_Cronus_Test=PM_REGRESS HW-Image-Prereq: Iaad4fb8cdff7840ec971f866757492f6e9b2cb87 CMVC-Prereq: 1073981 Change-Id: I07f716f5d12809b8c6efdf76bf545e467cf839d8 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69464 Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* PM: Fix default aux taskRahul Batra2018-12-112-25/+14
| | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: Icdfe0f0f30402257637ef4cf851653ec151675bf Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/68199 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* Self Save: Fixed bugs pertaining to SPR self save.Prem Shanker Jha2018-12-086-34/+61
| | | | | | | | | | | | | | | | | | | | | | | | | | Commit fixes some issues with code found during integration test - replacement of addi with xor instruction during self save API. - fixing instruction generation for MFMSR during self save - data struct updates in STOP API - error RC updates for hcode image build - HOMER parser updates. - removed self save support for URMOR and HRMOR - code changes for compilation with OPAL - populating CME Image header with unsecure HOMER address. Key_Cronus_Test=PM_REGRESS Change-Id: I7cedcc466267c4245255d8d75c01ed695e316720 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66580 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: RAHUL BATRA <rbatra@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* p9_pibms_reg_dump, p9_pibmem_dump updatesAnusha Reddy Rangareddygari2018-11-292-13/+88
| | | | | | | | | | | | | | | | | * Check the valid bit-rate divisor value * Skip pibmem_repair register scoms for Axone * Check mux config and Fence setup before collecting dumps Change-Id: Iff4d33be96136ec7f4daf6b21659694ae1f87d50 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67533 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com> Reviewed-by: PARVATHI RACHAKONDA <prachako@in.ibm.com>
* PM: Clean Up PROLOGRahul Batra2018-11-271-5/+0
| | | | | | | | Change-Id: Ibfa698a129c9c1ea771f1d1681db38d6a303b5a6 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69079 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* Self Restore: Changes for SMF and SPR self save.Prem Shanker Jha2018-11-137-69/+206
| | | | | | | | | | | | | | | | | | Commit incorporates following changes: - thread launching based on new self-save restore layout. - self restore in UV mode, UV enter - HV exit mode - self restore in HV compatibility mode - self save of SPRs Key_Cronus_Test=PM_REGRESS Change-Id: Id574e4ec03ba644cd59b82baba8c7a9066d80f0c Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66251 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Dev-Ready: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* Revert "UV Support : Augmented STOP API and self restore for enabling UV"Prem Shanker Jha2018-11-136-201/+69
| | | | | | | | | | | | | Change-Id: I4dc0cc495073097d999a1b2111f34dfa5c0c354c Original-Change-Id: Iaabd787166422b68179901b7785ab3e8a54d35b8 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/65875 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* UV Support : Augmented STOP API and self restore for enabling ultravisor.Prem Shanker Jha2018-11-136-70/+202
| | | | | | | | | | | | | | | HW-Image-Coreq: yes HW-Image-Prereq: Ia9ae0d284398af375f1562efff152a6a12a6eb9a Change-Id: I67f9ec7a76acc93d89a479bcbae343d2b278ce11 Original-Change-Id: I1f7ca865640dfc0a08aef783fd3595d2f249a672 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/58843 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* Revert "Self Restore: Integrated support for build of self-restore code in EKB."Gregory S. Still2018-11-134-0/+240
| | | | | | | | | | This reverts commit dcebd90d5d9518bfe9809dac395f8410d67f5ee6. Change-Id: I541afa89269413a579d4b3862c201f60e806d936 Original-Change-Id: I588f0798c0f1914e10f7aef218e9e377b12aa3c2 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/61066 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* Self Restore: Integrated support for build of self-restore code in EKB.Prem Shanker Jha2018-11-134-240/+0
| | | | | | | | | | | | | | | | | | | | | | | Self restore binary used to get built by a shell script standalone. It used to get checked in to EKB. Hardware image build infrastructure used to just pick that binary and insert it into the hardware image. This commit augments the EKB build flow by incorporating a capability to build self restore binary like any other executable generated during EKB build. Syntax to build binary: ekb build p9_core_restore_routines Key_Cronus_Test=PM_REGRESS Change-Id: Id8f2e50d4eddb3fec9510ecf4ed1058d782167e2 Original-Change-Id: Ifdcf31df6ceded564222f6962d94a3459072a3d3 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/57345 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Kahn C. Evans <kahnevan@us.ibm.com> Reviewed-by: Douglas R. Gilbert <dgilbert@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* Revert "Self Restore: Integrated build with rest of the EKB build flow."Prem Shanker Jha2018-11-134-0/+240
| | | | | | | | | | | This reverts commit 9a74fd0f1b933fa171eaa10e0a60540160ce7aca. Change-Id: Ib14e97fb8096c50caa9e610f1072a9ffe17c9260 Original-Change-Id: Id935d8de4ccca6a41d25e8b9465f69fad8941188 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/56661 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* Self Restore: Integrated build with rest of the EKB build flow.Prem Shanker Jha2018-11-134-240/+0
| | | | | | | | | | | | | | | | | | | | | | Self restore binary used to get built by a shell script standalone. It used to get checked in to EKB. Hardware image build infrastructure used to just pick that binary and insert it into the hardware image. This commit augments the EKB build flow by incorporating a capability to build self restore binary like any other executable generated during EKB build. Syntax to build binary: ekb build p9_core_restore_routines Key_Cronus_Test=PM_REGRESS Change-Id: I992fda7ff0daa6494b1cf46fd15872263bb3e714 Original-Change-Id: I68b2587eab2798b7b8a2a188187767fa53aaf12f Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/55259 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: Douglas R. Gilbert <dgilbert@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* Removing selfRest.bin as it changed, mirror tool cannot mirror binary fileshostboot2018-11-131-0/+0
| | | | Change-Id: I4d5a1997abe3e62c8fea483cf616bf89fd90ba70
* PGPE: Only ack pending Quad Exit on WOF DisableRahul Batra2018-11-021-1/+2
| | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I5da32db386d84f14f39a37e049fc4730720d6974 CQ: SW449940 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/68166 Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* PM:Fill SGPE/PGPE regions fields in QPMR/PPMR(3/4)Rahul Batra2018-10-317-16/+49
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | 3rd commit in series of 4 commits which combined moves SGPE/PGPE SRAM regions, and also allows to do so easily in future. Commit 1(Hcode): Adds fields to OCC Complex Shared SRAM for storing SGPE and PGPE region addresses/size, image header and debug header. Commit 2(Hostboot): Moves around SGPE/PGPE regions, and adds fields to QPMR/PPMR for storing SGPE/PGPE region info Commit 3(Hcode): Populates the newly added SGPE/PGPE region info fields in QPMR/PPMR Commit 4(Hostboot): Adds check for QPMR and PPMR fields in the Hostboot Code Key_Cronus_Test=PM_REGRESS Change-Id: Id9493ba0843c26975e1b72e558501df7140fa10c CQ: SW447651 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67018 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* Img Build: HOMER changes for SMF and SPR self save.Prem Shanker Jha2018-10-271-5/+8
| | | | | | | | | | | | | | | | | | | | | Commit conditionnally creates a new self restore region memory layout. It also adds support for self save of SPR. HWP detects the version of self restore code loaded and based on that it retains legacy self restore layout or the new layout. Key_Cronus_Test=PM_REGRESS Change-Id: I0a9723870e63b1dd70c8163cc6a13c35d9cb78ca Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66218 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Dev-Ready: Gregory S. Still <stillgs@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* PM: Move SGPE/PGPE Region and update QPMR/PPMR(2/4)Rahul Batra2018-10-243-12/+14
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 2nd commit in series of 4 commits which combined moves SGPE/PGPE SRAM regions, and also allows to do so easily in future. Commit 1(Hcode): Adds fields to OCC Complex Shared SRAM for storing SGPE and PGPE region addresses/size, image header and debug header. Commit 2(Hostboot): Moves around SGPE/PGPE regions, and adds fields to QPMR/PPMR for storing SGPE/PGPE region info Commit 3(Hcode): Populates the newly added SGPE/PGPE region info fields in QPMR/PPMR Commit 4(Hostboot): Adds check for QPMR and PPMR fields in the Hostboot Code Key_Cronus_Test=PM_REGRESS Change-Id: I81d65030c31645be38a1c39a80277f2e6bc0cb99 CQ: SW447651 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67641 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S Still <stillgs@us.ibm.com>
* Revert "UV Support : Augmented STOP API and self restore for enabling UV"Prem Shanker Jha2018-10-241-2/+1
| | | | | | | | | | | | | Change-Id: I72cac331324a55d276356f021d9985a760e7e00a Original-Change-Id: Iaabd787166422b68179901b7785ab3e8a54d35b8 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/65875 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* UV Support : Augmented STOP API and self restore for enabling ultravisor.Prem Shanker Jha2018-10-241-1/+2
| | | | | | | | | | | | | | | HW-Image-Coreq: yes HW-Image-Prereq: Ia9ae0d284398af375f1562efff152a6a12a6eb9a Change-Id: Ibf617efa829f9e46aa9fcbbc05b5afc3813cfabb Original-Change-Id: I1f7ca865640dfc0a08aef783fd3595d2f249a672 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/58843 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* PM: Add Fields in OCC Comp. Shr SRAM (1/4)Rahul Batra2018-10-233-3/+15
| | | | | | | | | | | | | | | | | | | | | | | | | | | | 1st commit in series of 4 commits which combined moves SGPE/PGPE SRAM regions, and also allows to do so easily in future. Commit 1(Hcode): Adds fields to OCC Complex Shared SRAM for storing SGPE and PGPE region addresses/size, image header and debug header. Commit 2(Hostboot): Moves around SGPE/PGPE regions, and adds fields to QPMR/PPMR for storing SGPE/PGPE region info Commit 3(Hcode): Populates the newly added SGPE/PGPE region info fields in QPMR/PPMR Commit 4(Hostboot): Adds check for QPMR and PPMR fields in the Hostboot Code Key_Cronus_Test=PM_REGRESS Change-Id: Ie117a780d11bfb9f272a17300ba4f12d3926c758 CQ: SW447651 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67640 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* STOP: Change cme init to avoid using sisr block wakeup statusYue Du2018-10-183-1/+3
| | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: Id49bfd96af3db195b4b205deb8f3fd9222257c57 CQ: SW444858 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/65779 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: RAHUL BATRA <rbatra@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* FBC TDM recovery -- PPE update, clear recal_abort, pdwn unconnected lanesJoe McGill2018-10-171-44/+96
| | | | | | | | | | | | Change-Id: I71e52c1dd55a979a65cf249a85774dc4b5379869 CQ: SW446338 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66629 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Christopher W. Steffen <cwsteffen@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* SMF: clear HRMOR[15] in all modes so that secure mode won't hang coreGreg Still2018-10-061-0/+2
| | | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I26a98dfce1eb8123c79b35f2f4dc1783e16e411e Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66687 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Dev-Ready: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* STOP: Fix Bug introduced by 66511Yue Du2018-10-062-3/+3
| | | | | | | | | | | | | | | | | | | This Should Go To All Drivers That 66511 Intended To Go EXCEPT OP910 Therefore Master/OP920/Fips922 Key_Cronus_Test=PM_REGRESS Change-Id: I095812c80a024e0a18cb136a646eb4ec8c0a7313 CQ: SW447389 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66901 Dev-Ready: Gregory S. Still <stillgs@us.ibm.com> Dev-Ready: YUE DU <daviddu@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* PGPE: Use correct VPD Pts for VDD to Pstate intp.Rahul Batra2018-10-031-1/+1
| | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: Ie33bbeaed17b936845dcdc75874d149ca6693e37 CQ: SW446944 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66697 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* STOP:Dont clear pmc_pcb_intr_type0_pending in OISR1/OIMR1 registerPrasad Bg Ranganath2018-09-282-6/+7
| | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I71aac7f826b0daa594de5f4db7a45ccd693f964f CQ:SW444760 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66511 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* STOP API: Changes for SMF and SPR self savePrem Shanker Jha2018-09-266-109/+882
| | | | | | | | | | | | | | | | | | | Commit accomplishes following: - Implementation of new self restore region memory layout - Restore of SPRs pertaining to SMF - Self save of SPRs - Backward compatibility with old self restore layout Key_Cronus_Test=PM_REGRESS Change-Id: I11359e392102d32896251225907eb95a43ba6f78 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66212 Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* Revert "UV Support : Augmented STOP API and self restore for enabling UV"Prem Shanker Jha2018-09-266-800/+103
| | | | | | | | | | | | Change-Id: Iaabd787166422b68179901b7785ab3e8a54d35b8 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/65875 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* UV Support : Augmented STOP API and self restore for enabling ultravisor.Prem Shanker Jha2018-09-266-105/+802
| | | | | | | | | | | | | | HW-Image-Coreq: yes HW-Image-Prereq: Ia9ae0d284398af375f1562efff152a6a12a6eb9a Change-Id: I1f7ca865640dfc0a08aef783fd3595d2f249a672 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/58843 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* STOP: Disable cache inject and LCO before purge L3Yue Du2018-09-222-7/+13
| | | | | | | | | | | | | | | - Updated the same HCODE changes in update_ec_eq HWP Key_Cronus_Test=PM_REGRESS Change-Id: I22f8b746f118ceeafac1b0c36b4b57cc59bbec3c CQ: SW443614 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66113 Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* IPL/STOP: Disable LCO when only two EXes are configuredYue Du2018-09-151-12/+1
| | | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I168f03dbd45da9da1c7f80e37ea508d7b56deec4 CQ: HW463903 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66065 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: LUKE MURRAY <murrayl@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: Jenny Huynh <jhuynh@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* UV Support: CME Hcode changes to enable STOP entry exit in SMF mode.Prem Shanker Jha2018-08-302-0/+40
| | | | | | | | | | | | | | Commit incorporates CME hcode changes that enable exit from STOP as UV or HV at runtime. Key_Cronus_Test=PM_REGRESS Change-Id: Ia9ae0d284398af375f1562efff152a6a12a6eb9a Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/64172 Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* STOP: Fix Spwu Auto to Manual mode Signals Sync up.Yue Du2018-08-251-0/+4
| | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I23702ac9c23485b65e77c8454ccbd43e4e4bb0da CQ: SW443007 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/65076 Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: RAHUL BATRA <rbatra@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* HCODE Make divide using DERP/DORP atomicDouglas Gilbert2018-08-241-1/+7
| | | | | | | | | | | Change-Id: Ib7e1c88f7ac934ba551082f27231fff1bb3961dc CQ: SW443103 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/64570 Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: RAHUL BATRA <rbatra@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* Adding a fapi_assert to flag error if PPE is not halted.Anusha Reddy Rangareddygari2018-08-221-4/+5
| | | | | | | | | | | Change-Id: I5fe5d26d6e29d29a66aa9d03cf24f6f52b5eef6b Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/64168 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* SMF: SBE updates for SMF (URMOR set and CPMMR[Runtime Wakeup Mode] clear)Greg Still2018-08-221-0/+2
| | | | | | | | | | | | | | | | - set URMOR if MSR[S] bit is set in p9_sbe_load_bootloader - clear CPMMR[Runtime Wakeup Mode] in all cores in p9_sbe_select_ex to ensure Hostboot starts from known state Change-Id: I572a1d9e0ebf8e194c811e2b8c176d145b7361e3 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/61812 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* SCOM Restore: Updated EQ SCOM Restore logic.Prem Shanker Jha2018-08-221-27/+30
| | | | | | | | | | | | | | | | | | Commit looks in to QPMR header and determines max number of SCOM restore entries supported. This info is used to determine start address of quad SCOM restore entries for each quad. Key_Cronus_Test=PM_REGRESS RTC: 188827 CQ: SW440378 Change-Id: Ie13a5110384e4161615167b238aecd4e2e0b9902 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/56502 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Dev-Ready: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* SCOM Restore: Handle case of old HB and new STOP API case.Prem Shanker Jha2018-08-221-2/+21
| | | | | | | | | | | | | | | | | | Commit addresses a situation where STOP API is new and HB is old. It detects the siutation and retains legacy behavior. This situation can arise if PHYP tries to use SCOM restore changes of STOP API with older fipsdriver or OPAL does the same on older HB binaries. Key_Cronus_Test=PM_REGRESS Change-Id: Iaaa866169904a47e10c79ae4894d2eedccfafe53 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/62610 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* PGPE: Don't set EE=1 in CME Err HandlerRahul Batra2018-08-221-2/+2
| | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I2ac2b952a615f3cc8e7041759203a0c3dd8783d2 CQ: SW441342 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/64037 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* STOP: Assert Auto Special Wakeup mode on cores with halted CMEYue Du2018-08-221-2/+13
| | | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: Ibe23e6beb305ca4bd35a30a4a6ec0346d40baf8b Original-Change-Id: I743f270638697324dfc79b915023c76c5500229e CQ: SW440106 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/63410 Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* PGPE: ACK pending IPCs upon fault with Pstates StoppedRahul Batra2018-08-223-59/+103
| | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I8eb074cf505327fe5a12728e1c8efef6254f91c9 CQ: SW439002 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/62966 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* SCOM Restore: Increased max eq scom restores entries supported to 255.Prem Shanker Jha2018-08-221-3/+2
| | | | | | | | | | | | | | | | | | | | Commit increases max eq scom restore entries supported from 63 to 255. It updates a field in QPMR header which is read by STOP API and SGPE Hcode. This enables a flexible way to change SCOM restore entries. Key_Cronus_Test=PM_REGRESS HW-Image-Prereq: Ie13a5110384e4161615167b238aecd4e2e0b9902 Change-Id: I036691f2fa152b1f0597e133b37b1795837d6e45 CQ: SW435708 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/62222 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* Secure memory allocation and setupJenny Huynh2018-08-222-1/+14
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | p9_mss_eff_grouping.C: - determines whether secure mem is requested, reserves smf space - always reserve smf at end of range because of end-of-range bit - set addr15 when reporting smf base address - mask off group_id(0) via chip address extension if smf is enabled - updated to set value of attr_smf_enabled - enhanced error reporting with smf config/supported values - made values reported to attr_mss_mcs_group_32 more clear p9_mss_setup_bars.C: - set MCFGPA/MCFGPMA registers with SMF data - fixed scom registers for MCFGPA/MCFGPMA hole setup - added note to leave MCFIR_invalid_smf masked for HW451708/HW451711 - added assert to check for HOLE1 and SMF enable overlaps p9_query_mssinfo.C: - updated to print out SMF reservations - print out HTM/OCC/SMF reservations regardless of mirroring enable p9_fbc_utils.C: - prevent group_id(0)=1 from affecting mappable memory ranges p9_sbe_fabricinit.C: - mask off group_id(0) via chip address extension if smf is enabled p9_setup_sbe_config.C, p9_sbe_attr_setup.C: - use scratch_reg6 bit(16) to pass smf_config value initfiles: - removed setup to use other addr bits as secure bit; core only uses addr15 - added setup for ncu addr15 value in hcode - always set addr15 config bit in bridge unit if smf is supported - set addr15 bit across all mcs if smf is enabled - added in settings to enable smf in nmmu unit - hardcode group_id(0) bit in chipext mask for bridge unit if smf is supported attributes: - ATTR_SMF_ENABLE is a system level attribute - changed SMF_ENABLE->SMF_CONFIG; smf_enabled will be (config && supported) CQ:HW451708 CQ:HW451711 Change-Id: I6cf85600354baa322e959c922f596ecc5c68a458 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/57322 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Dev-Ready: Brent Wieman <bwieman@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* STOP: Fix leftover wakeup aborting next entryYue Du2018-08-222-0/+2
| | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I426f31fe069c3c53e8c80662b7ef816475726e89 Original-Change-Id: Iff892a1e71423197ae894293e5c6df242ea6fc1d CQ: HW450809 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/59718 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Christopher R. Jones <crjones@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* STOP: Fix incorrect solution in 61385Yue Du2018-08-221-3/+1
| | | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I3d42e1d06309b85a8dcc19088222ceed88127ad2 CQ: SW438817 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/63664 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: RAHUL BATRA <rbatra@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* STOP: Assert Auto Special Wakeup mode on cores with halted CMEYue Du2018-08-221-22/+21
| | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I743f270638697324dfc79b915023c76c5500229e CQ: SW440106 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/63410 Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* STOP: Fix PLS/Srr1 over reporting bug (impact stop2 only)Yue Du2018-08-221-155/+139
| | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I5cfb4342c68aa1426c53f8997e976f57df4eba1f CQ: SW438639 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/62172 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: RAHUL BATRA <rbatra@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* STOP: Fix hole in 62403Yue Du2018-08-221-0/+6
| | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: Idd49710edc606f856c2fb75a9e6c4ee28f60f3bd Original-Change-Id: Ieef4ad78a186fbbb7ae9fc947b21640970b723f0 CQ: SW438634 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/62661 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* STOP: Fix Stop1 Window conditionsYue Du2018-08-221-1/+1
| | | | | | | | | | | | | | Key_Cronus_Test=PM_REGRESS Change-Id: I0614e0eb886d0cfb2a39c0866680d235853da52e Original-Change-Id: I59429f5ac7282378ae5550b3c09e319a51208cdc CQ: SW435666 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/62403 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: RAHUL BATRA <rbatra@us.ibm.com> Reviewed-by: Brian T. Vanderpool <vanderp@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
OpenPOWER on IntegriCloud