blob: 8d1145aa3b2304c44c03b6da30d1306ca42d4b4d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
|
/**
* Copyright (C) 2018 IBM Corporation
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include "cfam_access.hpp"
#include "p9_cfam.hpp"
#include "registration.hpp"
#include "targeting.hpp"
#include <phosphor-logging/log.hpp>
namespace openpower
{
namespace p9
{
using namespace phosphor::logging;
using namespace openpower::cfam::access;
using namespace openpower::cfam::p9;
using namespace openpower::targeting;
/**
* @brief Disables PCIE drivers and receiver in the PCIE root ctrl 1 register
* @return void
*/
void cleanupPcie()
{
Targeting targets;
log<level::INFO>("Running P9 procedure cleanupPcie");
// Disable the PCIE drivers and receiver on all CPUs
for (const auto& target : targets)
{
try
{
writeReg(target, P9_ROOT_CTRL1_CLEAR, 0x00001C00);
}
catch (std::exception& e)
{
// Don't need an error log coming from the power off
// path, just keep trying on the other processors.
continue;
}
}
}
REGISTER_PROCEDURE("cleanupPcie", cleanupPcie);
} // namespace p9
} // namespace openpower
|
