blob: 8f973216f88905bf59eba959d8a6c0b824669e11 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
<?xml version="1.0" encoding="UTF-8"?>
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: DDR3_DRAM_ABSTRACT.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- Contributors Listed Below - COPYRIGHT 2014 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- $Header: /afs/awd/projects/eclipz/KnowledgeBase/.cvsroot/eclipz/systems/pegasus/xml/parts/DDR3_DRAM_ABSTRACT.xml,v 1.1 2012-02-07 20:15:26 njames Exp $ -->
<parts xmlns:xi="http://www.w3.org/2001/XInclude"
xmlns:mrw="http://w3.ibm.com/stg/power-firmware/schema/mrw"
xmlns="http://w3.ibm.com/stg/power-firmware/schema/mrw"
>
<part>
<id>DDR3_DRAM_ABSTRACT</id>
<part-class>chip</part-class>
<part-type>dram</part-type>
<units>
<ddr-slave-units>
<ddr-slave-unit>
<id>DDR_INTERFACE</id>
<pin-name>ddr_addr</pin-name>
</ddr-slave-unit>
</ddr-slave-units>
<power-units>
<power-unit>
<id>VDD</id>
<pin-name>VDD</pin-name>
<voltage voltage-units="Volts">1.35</voltage>
<current-nom current-units="Amps">lookup</current-nom>
<current-max current-units="Amps">lookup</current-max>
</power-unit>
</power-units>
</units>
</part>
</parts>
|