summaryrefslogtreecommitdiffstats
path: root/drivers/gpu
Commit message (Expand)AuthorAgeFilesLines
* drm/nouveau: parse voltage from perf 0x40 entiresBen Skeggs2010-10-051-1/+1
* drm/nouveau: don't use the default pll limits in table v2.1 on nv50+ cardsEmil Velikov2010-10-051-0/+6
* drm/nv50: Fix large 3D performance regression caused by the interchannel sync...Francisco Jerez2010-10-052-7/+40
* drm/nouveau: Synchronize buffer object moves in hardware.Francisco Jerez2010-10-051-3/+8
* drm/nouveau: Use semaphores to handle inter-channel sync in hardware.Francisco Jerez2010-10-054-3/+212
* drm/nouveau: Provide a means to have arbitrary work run on fence completion.Francisco Jerez2010-10-052-0/+33
* drm/nouveau: Minor refactoring/cleanup of the fence code.Francisco Jerez2010-10-056-55/+59
* drm/nouveau: Add a module option to force card POST.Marcin Kościelnicki2010-10-053-0/+7
* drm/nv50: prevent (IB_PUT == IB_GET) for occurring unless idleBen Skeggs2010-10-051-1/+1
* drm/nv0x-nv4x: Leave the 0x40 bit untouched when changing CRE_LCD.Francisco Jerez2010-10-055-11/+7
* drm/nv30-nv40: Fix postdivider mask when writing engine/memory PLLs.Francisco Jerez2010-10-051-1/+1
* drm/nouveau: Fix perf table parsing on BMP v5.25.Francisco Jerez2010-10-051-1/+1
* drm/nouveau: fix required mode bandwidth calculation for DPBen Skeggs2010-10-052-1/+20
* drm/nouveau: fix typo in c2aa91afea5f7e7ae4530fabd37414a79c03328cBen Skeggs2010-10-051-1/+1
* drm/nva3: split pm backend out from nv50Ben Skeggs2010-10-055-42/+137
* drm/nouveau: run perflvl and M table scripts on mem clock changeBen Skeggs2010-10-053-0/+25
* drm/nouveau: pass perflvl struct to clock_pre()Ben Skeggs2010-10-055-11/+17
* drm/nouveau: enable enhanced framing only if DP display supports itBen Skeggs2010-10-052-2/+6
* drm/nouveau: Import initial memory timing workRoy Spliet2010-10-054-1/+169
* drm/nv50: use pll type rather than register for CRTC PLLBen Skeggs2010-09-241-19/+14
* drm/nouveau: v3.0 pll limits tables have type<->register mapping tooBen Skeggs2010-09-241-1/+1
* drm/nouveau: Misc cleanup of the PM code.Francisco Jerez2010-09-243-7/+6
* drm/nouveau: Add support for I2C hardware monitoring devices.Francisco Jerez2010-09-245-9/+58
* drm/nouveau: Refactor nouveau_temp_get() into engine pointers.Francisco Jerez2010-09-245-39/+43
* drm/nouveau: Double the perf table memory clocks on pre-G71 cards.Francisco Jerez2010-09-241-2/+8
* drm/nouveau: Fix parsing of the temperature constant correction.Francisco Jerez2010-09-241-2/+2
* drm/nouveau: Add sane sensor correction defaults for nv4a.Francisco Jerez2010-09-241-0/+1
* drm/nv40: fix reading temp valueFrancesco Marella2010-09-241-2/+2
* drm/nouveau: Don't try to parse a GPIO table on early DCBv2.2 BIOSes.Francisco Jerez2010-09-241-1/+14
* drm/nv10: Don't oops if the card wants to switch to a channel with no grctx.Francisco Jerez2010-09-241-1/+1
* drm/nouveau: fix panels using straps-based mode detectionBen Skeggs2010-09-241-2/+4
* drm/nouveau: fix chipset vs card_type thinkoBen Skeggs2010-09-241-1/+1
* drm/nv50: assume smaller tiles for bo movesBen Skeggs2010-09-241-4/+4
* drm/nouveau: add debugfs file to forcibly evict everything from vramBen Skeggs2010-09-241-0/+16
* drm/nouveau: Add temperature support (vbios parsing, readings, hwmon)Martin Peres2010-09-245-39/+518
* drm/nouveau: correct INIT_DP_CONDITION subcondition 5Ben Skeggs2010-09-241-1/+1
* drm/nouveau: Parse old style perf tables.Francisco Jerez2010-09-242-4/+53
* drm/nv50: flush bar1 vm / dma object setup before poking 0x1708Ben Skeggs2010-09-241-0/+2
* drm/nouveau: fix thinko in volt 0x1x parsingBen Skeggs2010-09-241-3/+6
* drm/nouveau: implement parsing of DCB 2.2 GPIO tableBen Skeggs2010-09-241-93/+63
* drm/nouveau: fix potential accuracy loss when parsing perf 0x1c tablesBen Skeggs2010-09-241-20/+14
* drm/nouveau: Fix build regression, undefined reference to `acpi_video_get_edid'Phil Turmel2010-09-241-0/+1
* drm/nouveau: restore perflvl on resume, and restore boot perflvl on unloadBen Skeggs2010-09-243-19/+49
* drm/nouveau: allow static performance level settingBen Skeggs2010-09-246-4/+104
* drm/nv04-nv40: import initial pm backendBen Skeggs2010-09-245-3/+110
* drm/nv50: import initial clock get/set routines + hook up pm engineBen Skeggs2010-09-244-1/+138
* drm/nouveau: import initial work on vbios performance table parsingBen Skeggs2010-09-247-0/+678
* drm/nouveau: make bios code easier to use externallyBen Skeggs2010-09-242-23/+50
* drm/nouveau: make the behaviour of get_pll_limits() consistentBen Skeggs2010-09-246-59/+135
* drm/nv50: fix 100c90 write on nva3Ben Skeggs2010-09-241-0/+1
OpenPOWER on IntegriCloud