summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/nv50_pm.c
Commit message (Expand)AuthorAgeFilesLines
* drm/nv50/hwsq: some nv92 fixesMartin Peres2012-03-131-2/+3
* drm/nv50/pm: wait for all fifo-connected engines to idle before reclockingMartin Peres2012-03-131-0/+2
* drm/nv50/pm: use hwsq for engine reclocking tooBen Skeggs2012-03-131-87/+98
* drm/nv50/disp: more accurate function to determine active crtcsBen Skeggs2012-03-131-8/+3
* drm/nv50/pm: initial work towards proper memory reclocking, with timingsBen Skeggs2012-03-131-46/+154
* drm/nv50/pm: signedness bug in nv50_pm_clocks_pre()Dan Carpenter2012-02-011-2/+2
* drm/nouveau: just pass gpio line to pwm_*, not entire gpio structBen Skeggs2011-12-211-12/+9
* drm/nouveau/hwsq: remove some magic, give proper opcode namesBen Skeggs2011-12-211-4/+4
* drm/nv50/pm: introduce hwsq-based memory reclockingMartin Peres2011-12-211-62/+145
* drm/nv50/pm: fix a typo in clock calculationMartin Peres2011-12-211-1/+1
* drm/nv50/pm: only touch 0x611200 on nv92-Ben Skeggs2011-12-211-3/+6
* drm/nv50/pm: stabilise transition to 100MHz mclk a bitBen Skeggs2011-12-211-2/+2
* drm/nv50/pm: avoid touching dom6/vdec clocks if perflvl doesn't define itBen Skeggs2011-12-211-16/+16
* drm/nv50/pm: fix thinko which lead to clocks being slightly off sometimesBen Skeggs2011-12-211-22/+24
* drm/nv50/pm: 0x84/0x86 can't use "1" for nvclk src, need 0x50 methodBen Skeggs2011-12-211-2/+5
* drm/nv50/pm: free state struct after setting clocksBen Skeggs2011-12-211-0/+1
* drm/nv50/pm: rewrite clock management, and switch to the new pm hooksBen Skeggs2011-12-211-90/+568
* drm/nv50/pm: convert to new fanspeed pwm controller hooksBen Skeggs2011-12-211-61/+33
* drm/nv50/pm: mostly nailed down fan pwm frequency selectionBen Skeggs2011-12-211-1/+11
* drm/nv50/pm: add support for pwm fan controlBen Skeggs2011-12-211-0/+74
* drm/nouveau/bios: allow passing in crtc to the init table parserBen Skeggs2011-09-201-4/+4
* drm/nv50: improve nv50_pm_get_clock()Emil Velikov2011-05-161-0/+15
* drm/nva3: split pm backend out from nv50Ben Skeggs2010-10-051-37/+19
* drm/nouveau: run perflvl and M table scripts on mem clock changeBen Skeggs2010-10-051-0/+22
* drm/nouveau: pass perflvl struct to clock_pre()Ben Skeggs2010-10-051-1/+2
* drm/nouveau: allow static performance level settingBen Skeggs2010-09-241-1/+1
* drm/nv50: import initial clock get/set routines + hook up pm engineBen Skeggs2010-09-241-0/+126
OpenPOWER on IntegriCloud