summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Add self-refresh support on SandybridgeYuanhan Liu2010-12-153-18/+334
* drm/i915: Wait for vblank before unpinning old fbChris Wilson2010-12-151-1/+3
* Revert "drm/i915: Avoid using PIPE_CONTROL on Ironlake"Chris Wilson2010-12-152-3/+162
* drm/i915: Pass clock limits down to PLL matcherChris Wilson2010-12-141-18/+16
* drm/i915: Poll for seqno completion if IRQ is disabledChris Wilson2010-12-141-2/+4
* drm/i915/ringbuffer: Make IRQ refcnting atomicChris Wilson2010-12-144-46/+56
* Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2010-12-095-57/+47
|\
| * drm/i915/sdvo: Only use the SDVO pin if it is in the valid rangeChris Wilson2010-12-091-3/+6
| * drm/i915/ringbuffer: Handle wrapping of the autoreported HEADChris Wilson2010-12-092-13/+11
| * drm/i915/dp: Fix I2C/EDID handling with active DisplayPort to DVI converterDavid Flynn2010-12-081-7/+30
| * drm/i915: i915 cannot provide switcher services.Dave Airlie2010-12-081-34/+0
* | drm/i915: Enable RC6 autodownclocking on SandybridgeChris Wilson2010-12-092-0/+148
* | drm/i915: Terminate the FORCE WAKE after we have finished readingChris Wilson2010-12-093-9/+35
* | drm/i915/gtt: Clear the cachelines upon resumeChris Wilson2010-12-091-1/+2
* | drm/i915: Restore GTT mapping first upon resumeChris Wilson2010-12-091-1/+6
* | drm/i915: driver.suspend and .resume are always setChris Wilson2010-12-091-5/+0
* | drm/i915: Mark the user reloc error paths as unlikelyChris Wilson2010-12-091-9/+8
* | drm/i915: Eliminate drm_gem_object_lookup during relocationChris Wilson2010-12-092-27/+129
* | drm/i915: Re-arm the idle timers if the device is still busyChris Wilson2010-12-091-2/+16
* | drm/i915: Disable renderctx powersaving support for IronlakeChris Wilson2010-12-071-1/+1
* | Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2010-12-074-61/+91
|\ \ | |/
| * drm/i915/dp: Only apply the workaround if the select is still activeChris Wilson2010-12-071-2/+6
| * drm/i915: Emit a request to clear a flushed and idle ring for unbusy boChris Wilson2010-12-071-1/+11
| * drm/i915/lvds: Always restore panel-fitter when enabling the LVDSChris Wilson2010-12-051-44/+54
| * drm/i915/ringbuffer: Only print an error on the second attempt to reset headChris Wilson2010-12-051-14/+16
* | drm/i915: Wait for the bo if a display flip is pipelined on the other ringChris Wilson2010-12-061-1/+1
* | drm/i915: Only emit a flush if there is an outstanding gpu writeChris Wilson2010-12-061-2/+3
* | drm/i915: Completely disable fence pipelining.Chris Wilson2010-12-051-2/+4
* | drm/i915: Uncouple render/power ctx before suspendingChris Wilson2010-12-053-26/+36
* | drm/i915: Ignore fenced commands for gpu access on gen4Chris Wilson2010-12-051-11/+16
* | drm/i915: caps.has_rc6 is no longer used, remove it.Chris Wilson2010-12-053-6/+3
* | drm/i915: Power Context register is only available for gen4 mobilesChris Wilson2010-12-051-1/+1
* | drm/i915: Avoid using PIPE_CONTROL on IronlakeChris Wilson2010-12-052-159/+4
* | drm/i915/dp: Trivial code tidyChris Wilson2010-12-051-3/+3
* | Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2010-12-051-0/+3
|\ \ | |/
| * drm/i915: announce to userspace that the bsd ring is coherentDaniel Vetter2010-12-051-0/+3
* | Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2010-12-051-13/+59
|\ \ | |/
| * drm/i915: Factor in pixel-repeat in FDI M/N calculationChris Wilson2010-12-041-0/+3
| * drm/i915: Death to the unnecessary 64bit divideChris Wilson2010-12-031-13/+5
| * drm/i915: Clean conflicting modesetting registers upon initChris Wilson2010-12-031-0/+51
* | drm/i915: Enable self-refresh for IronlakeChris Wilson2010-12-051-1/+1
* | drm/i915: Implement GPU semaphores for inter-ring synchronisation on SNBChris Wilson2010-12-0514-439/+648
* | drm/i915: Be paranoid and bail on resetting if we can't take the lock.Chris Wilson2010-12-051-1/+2
* | drm/i915: Allow LVDS to be on pipe A for Ironlake+Chris Wilson2010-12-051-0/+2
* | drm/i915: Re-enable RC6 for power-savings.Chris Wilson2010-12-051-1/+0
* | drm/i915: Enable CB tuning of the Display PLLChris Wilson2010-12-052-1/+17
* | drm/i915: Explain why we need to write DPLL twiceChris Wilson2010-12-051-5/+5
* | drm/i915/lvds: Connect the PWM to the LVDS pipeChris Wilson2010-12-051-3/+11
* | Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2010-12-025-101/+99
|\ \ | |/
| * drm/i915: Apply a workaround for transitioning from DP on pipe B to HDMI.Eric Anholt2010-12-021-0/+21
OpenPOWER on IntegriCloud