summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ringbuffer.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915:Add the VCS2 switch in Intel_ring_setup_status_pageZhao Yakui2014-05-051-0/+5
* drm/i915:Initialize the second BSD ring on BDW GT3 machineZhao Yakui2014-05-051-0/+78
* drm/i915: Include a little more information about why ring init failsChris Wilson2014-05-051-6/+5
* drm/i915: Preserve ring buffers objects across resumeChris Wilson2014-05-051-81/+87
* drm/i915: Replace hardcoded cacheline size with macroChris Wilson2014-05-051-13/+21
* drm/i915: add flags to i915_ring_stopMika Kuoppala2014-04-091-2/+6
* drm/i915: Move all ring resets before setting the HWS pageChris Wilson2014-04-031-20/+34
* drm/i915: Invariably invalidate before ctx switchBen Widawsky2014-04-031-7/+0
* drm/i915: Enabling the TLB invalidate bit in GFX Mode registerAkash Goel2014-04-021-1/+3
* drm/i915: Rename GFX_TLB_INVALIDATE_ALWAYSChris Wilson2014-04-011-3/+3
* drm/i915/ringbuffer: prefer struct drm_i915_private to drm_i915_private_tJani Nikula2014-03-311-19/+19
* drm/i915: Broadwell expands ACTHD to 64bitChris Wilson2014-03-281-6/+16
* drm/i915: Remove the enabling of VS_TIMER_DISPATCH bit in MI MODE regAkash Goel2014-03-281-1/+2
* drm/i915/bdw: The TLB invalidation mechanism has been removed from INSTPMDamien Lespiau2014-03-131-2/+8
* drm/i915: warn if ring is active before sync flushNaresh Kumar Kachhi2014-03-121-0/+4
* drm/i915: wait for rings to become idle once disabledNaresh Kumar Kachhi2014-03-121-0/+2
* drm/i915: disable rings before HW status page setupNaresh Kumar Kachhi2014-03-121-5/+5
* Merge tag 'v3.14-rc6' into drm-intel-next-queuedDaniel Vetter2014-03-101-0/+21
|\
| * drm/i915: Add intel_ring_cachline_align()Ville Syrjälä2014-02-111-0/+21
* | drm/i915: Implement command buffer parsing logicBrad Volkin2014-03-071-0/+2
* | drm/i915: We implement WaDisableAsyncFlipPerfMode:bdwVille Syrjälä2014-03-051-1/+1
* | drm/i915: Handle set_cache_level errors in the status page setupDaniel Vetter2014-02-141-1/+3
* | drm/i915: Don't pin the status page as mappableDaniel Vetter2014-02-141-1/+1
* | drm/i915: Don't set PIN_MAPPABLE for legacy ringbuffersDaniel Vetter2014-02-141-1/+1
* | drm/i915: Handle set_cache_level errors in the pipe control scratch setupDaniel Vetter2014-02-141-1/+3
* | drm/i915: Consolidate binding parameters into flagsDaniel Vetter2014-02-141-6/+5
* | drm/i915: protect ringbuffer sarea update behind !MODESETDaniel Vetter2014-02-121-1/+2
* | drm/i915: Prevent recursion by retiring requests when the ring is fullChris Wilson2014-02-061-20/+5
* | Merge branch 'topic/ppgtt' into drm-intel-next-queuedDaniel Vetter2014-01-251-6/+6
|\ \ | |/ |/|
| * drm/i915: Make pin count per VMABen Widawsky2013-12-181-6/+6
* | drm/i915: Fix disabled semaphoresBen Widawsky2014-01-221-4/+6
* | drm/i915: Flush outstanding requests before allocating new seqnoChris Wilson2014-01-071-4/+8
* | drm/i915: Don't emit mbox updates without semaphoresBen Widawsky2013-12-171-5/+6
|/
* drm/i915: Add power well arguments to force wake routines.Deepak S2013-11-281-2/+2
* drm/i915: Drop forcewake w/a for missed interrupts/seqno on SandybridgeChris Wilson2013-11-261-7/+0
* drm/i915: Emit SRM after the MSG_FBC_REND_STATE LRIVille Syrjälä2013-11-211-2/+4
* drm/i915: Limit FBC flush to post batch flushVille Syrjälä2013-11-211-2/+2
* drm/i915/bdw: Add comment about gen8 HWS PGABen Widawsky2013-11-141-0/+1
* drm/i915/bdw: Take render error interrupt out of the maskDaniel Vetter2013-11-081-2/+1
* drm/i915/bdw: BSD init for gen8 alsoBen Widawsky2013-11-081-1/+1
* drm/i915/bdw: Render ring flushingBen Widawsky2013-11-081-0/+42
* drm/i915/bdw: unleash PPGTTBen Widawsky2013-11-081-1/+4
* drm/i915/bdw: Update MI_FLUSH_DWBen Widawsky2013-11-081-4/+18
* drm/i915/bdw: dispatch updates (64b related)Ben Widawsky2013-11-081-3/+31
* drm/i915/bdw: Implement interrupt changesBen Widawsky2013-11-081-11/+85
* drm/i915: Do a fuller init after resetBen Widawsky2013-10-161-1/+3
* drm/i915: Remove gen specific checks in MMIOBen Widawsky2013-10-101-4/+2
* drm/i915: s/HAS_L3_GPU_CACHE/HAS_L3_DPFBen Widawsky2013-09-191-3/+3
* drm/i915: Add second slice l3 remappingBen Widawsky2013-09-191-4/+3
* drm/i915: Write RING_TAIL once per-requestChris Wilson2013-09-101-14/+16
OpenPOWER on IntegriCloud