summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_lrc.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Make sure DC writes are coherent on flush.Francisco Jerez2016-01-291-0/+1
* drm/i915: mark GEM object pages dirty when mapped & written by the CPUDave Gordon2015-12-111-7/+4
* drm/i915: intel_ring_initialized() must be simple and inlineDave Gordon2015-12-101-5/+12
* Revert "drm/i915: Extend LRC pinning to cover GPU context writeback"Daniel Vetter2015-12-041-113/+23
* drm/i915: Extend LRC pinning to cover GPU context writebackNick Hoath2015-12-031-23/+113
* Merge tag 'v4.4-rc2' into drm-intel-next-queuedDaniel Vetter2015-11-231-7/+33
|\
| * Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds2015-11-101-181/+246
| |\
| | * Merge tag 'drm-intel-next-2015-10-10' of git://anongit.freedesktop.org/drm-in...Dave Airlie2015-10-201-15/+0
| | |\
| | * \ Merge commit '06d1ee32a4d25356a710b49d5e95dbdd68bdf505' of git://git.kernel.o...Dave Airlie2015-10-161-7/+32
| | |\ \
| * | | | drm/i915: Flush pipecontrol post-sync writesChris Wilson2015-10-131-0/+1
| | |/ / | |/| |
| * | | drm/i915: Consider HW CSB write pointer before resetting the sw read pointerMichel Thierry2015-09-281-7/+32
* | | | Revert "drm/i915: Initialize HWS page address after GPU reset"Arun Siluvery2015-11-191-6/+0
* | | | drm/i915: Type safe register read/writeVille Syrjälä2015-11-181-2/+2
* | | | drm/i915: Wrap context LRI init in a macroVille Syrjälä2015-11-181-51/+40
* | | | drm/i915: Give names to more ring registersVille Syrjälä2015-11-181-11/+11
* | | | drm/i915: Wrap ASSIGN_CTX_{PDP,PM4L} in do {} while(0)Ville Syrjälä2015-11-181-4/+4
* | | | drm/i915: Add wa_ctx_emit_reg()Ville Syrjälä2015-11-181-4/+6
* | | | drm/i915: Add functions to emit register offsets to the ringVille Syrjälä2015-11-181-4/+4
* | | | drm/i915: make A0 wa's applied to A1Tim Gore2015-10-291-4/+4
* | | | drm/i915: Recover all available ringbuffer space following resetChris Wilson2015-10-281-0/+1
* | | | drm/i915: add helpers for platform specific revision id range checksJani Nikula2015-10-211-13/+13
* | | | drm/i915/bxt: add revision id for A1 stepping and use itJani Nikula2015-10-211-4/+4
| |_|/ |/| |
* | | drm/i915: Kill DRI1 cliprectsChris Wilson2015-10-071-15/+0
| |/ |/|
* | drm/i915: Remove extraneous request cancel.Nick Hoath2015-09-231-1/+0
* | drm/i915: Parametrize LRC registersVille Syrjälä2015-09-231-5/+3
* | drm/i915: fix handling gen8_emit_flush_coherentl3_wa resultAndrzej Hajda2015-09-221-3/+4
* | drm/i915: Fix warnings while make xmldocs caused by intel_lrc.cMasanari Iida2015-09-141-2/+1
* | drm/i915: Split alloc from init for lrcNick Hoath2015-09-141-84/+80
* | drm/i915/lrc: Prevent preemption when lite-restore is disabledMichel Thierry2015-09-141-6/+18
* | drm/i915: WaEnableForceRestoreInCtxtDescForVCS is for video engines onlyMichel Thierry2015-09-141-4/+4
* | drm/i915: Refactor common ringbuffer allocation codeChris Wilson2015-09-041-37/+12
* | Merge tag 'drm-intel-next-fixes-2015-09-02' into drm-intel-next-queuedDaniel Vetter2015-09-021-0/+2
|\ \ | |/
| * Merge tag 'v4.2-rc8' into drm-nextDave Airlie2015-08-241-0/+2
| |\
| | * drm/i915: Flag the execlists context object as dirty after every useChris Wilson2015-08-171-0/+2
* | | drm/i915: Always enable execlists on BDW for vgpuZhiyuan Lv2015-09-021-0/+6
* | | drm/i915: preallocate pdps for 32 bit vgpuZhiyuan Lv2015-09-021-1/+2
* | | drm/i915/bxt: work around HW coherency issue when accessing GPU seqnoImre Deak2015-08-261-8/+56
* | | drm/i915: Change SRM, LRM instructions to use correct lengthArun Siluvery2015-08-261-2/+2
* | | drm/i915: Integrate GuC-based command submissionAlex Dai2015-08-141-17/+38
* | | drm/i915: Expose one LRC function for GuC submission modeDave Gordon2015-08-141-5/+5
* | | drm/i915/gen8: Add 4 level switching infrastructure and lrc supportMichel Thierry2015-08-141-18/+42
|/ /
* | drm/i915: Check idle to active before processing CSQMika Kuoppala2015-08-141-0/+3
* | drm/i915: Use masked write for Context Status Buffer PointerMika Kuoppala2015-08-141-1/+1
* | drm/i915: Add provision to extend Golden context batchArun Siluvery2015-07-211-0/+6
* | Merge tag 'drm-intel-fixes-2015-07-15' into drm-intel-next-queuedDaniel Vetter2015-07-151-0/+6
|\ \ | |/
| * Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds2015-06-261-277/+246
| |\
| * | drm/i915: Initialize HWS page address after GPU resetArun Siluvery2015-06-041-0/+6
* | | drm/i915/gen9: Add WaSetDisablePixMaskCammingAndRhwoInCommonSliceChickenArun Siluvery2015-07-151-0/+10
* | | drm/i915/gen9: Add WaFlushCoherentL3CacheLinesAtContextSwitch workaroundArun Siluvery2015-07-151-0/+16
* | | drm/i915/gen9: Add WaDisableCtxRestoreArbitration workaroundArun Siluvery2015-07-151-2/+11
OpenPOWER on IntegriCloud