summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_bios.c
Commit message (Expand)AuthorAgeFilesLines
* Revert "drm/i915/bios: Reverse order of 100/120 Mhz SSC clocks"Chris Wilson2010-12-301-1/+1
* drm/i915/bios: Reverse order of 100/120 Mhz SSC clocksChris Wilson2010-12-141-1/+1
* drm/i915: IS_IRONLAKE is synonymous with gen == 5Chris Wilson2010-10-211-2/+2
* drm/i915: Initialize panel timing registers if VBIOS did notBryan Freed2010-10-191-2/+19
* drm/i915: fetch eDP configuration data from the VBTJesse Barnes2010-10-081-11/+49
* i915: Added function to initialize VBT settingsSimon Que2010-09-301-13/+23
* drm/i915/sdvo: Fix GMBUSificationChris Wilson2010-09-281-0/+9
* drm/i915: Parse the eDP link configuration from the vBIOSChris Wilson2010-09-241-14/+27
* drm/i915: Don't offset the pin used for crt_ddcChris Wilson2010-09-221-1/+1
* drm/i915: use GMBUS to manage i2c linksChris Wilson2010-09-181-12/+4
* drm/i915/bios: Prevent NULL dereference after allocation failureChris Wilson2010-09-121-0/+2
* drm/i915: Use the VBT from OpRegion when available (v3)Chris Wilson2010-09-081-31/+42
* drm/i915: Honor sync polarity from VBT panel timing descriptorsAdam Jackson2010-06-011-0/+10
* drm/i915: Fix DDC bus selection for multifunction SDVOAdam Jackson2010-05-101-0/+1
* drivers/gpu/drm/i915/intel_bios.c: fix continuation line formatsJoe Perches2010-03-171-2/+3
* drm/i915: Add initial bits for VGA modesetting bringup on Sandybridge.Eric Anholt2010-02-261-1/+2
* drm/i915: parse eDP panel color depth from VBT blockZhenyu Wang2010-01-151-0/+32
* drm/i915: disable LVDS downclock by defaultJesse Barnes2010-01-151-1/+2
* drm/i915: Fix product names and #definesAdam Jackson2009-12-071-1/+1
* drm/i915: parse child device from VBTZhao Yakui2009-11-301-0/+65
* drm/i915: fix gpio register detection logic for BIOS without VBTShaohua Li2009-11-301-4/+0
* drm/i915: Check whether the LVDS downclock is found in VBTZhao Yakui2009-11-251-0/+42
* drm/i915: Replace DRM_DEBUG with DRM_DEBUG_KMSZhao Yakui2009-11-051-12/+12
* drm/i915: Fix render reclock availability detection.Andy Lutomirski2009-10-131-8/+6
* drm/i915: Fix SSC frequence for IGDNGZhenyu Wang2009-09-171-0/+3
* drm/i915: add dynamic clock frequency controlJesse Barnes2009-09-041-1/+7
* drm/i915: Improve CRTDDC mapping by using VBT infoDavid Müller (ELSOFT AG)2009-08-291-3/+48
* drm/i915: Add eDP support on IGDNG mobile chipZhenyu Wang2009-07-291-0/+21
* drm/I915: Fix offset to DVO timings in LVDS dataZhao Yakui2009-07-291-9/+10
* drm/i915: Fix for LVDS VBT change on IGDNGZhenyu Wang2009-07-101-1/+9
* drm/i915: Set SSC frequency for 8xx chips correctlyling.ma@intel.com2009-07-011-4/+6
* drm/i915: fix LFP data fetchJesse Barnes2009-06-221-1/+11
* drm: Remove memory debugging infrastructure.Eric Anholt2009-06-181-4/+2
* drm/i915: parse VBT general definition block to get the SDVO device infoyakui_zhao2009-06-051-1/+85
* drm/i915: Fetch SDVO LVDS mode lines from VBT, then reserve themMa Ling2009-05-221-30/+72
* drm/i915: handle bogus VBT panel timingJesse Barnes2009-02-251-0/+6
* drm: Use spread spectrum when the bios tells us it's ok.Kristian Høgsberg2009-02-201-0/+8
* DRM: i915: add mode setting supportJesse Barnes2008-12-291-0/+193
OpenPOWER on IntegriCloud