summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | | clk: rockchip: switch to using the new cpuclk type for armclkHeiko Stuebner2014-09-272-6/+169
| | * | | | clk: rockchip: add new clock-type for the cpuclkHeiko Stuebner2014-09-274-0/+388
| | * | | | clk: rockchip: make tightly bound armclk child-clocks read-onlyHeiko Stuebner2014-09-272-17/+27
| | * | | | clk: rockchip: reparent aclk_cpu_pre to the gpllHeiko Stuebner2014-09-271-0/+21
| | * | | | clk: rockchip: fix rk3288 pll status register locationJianqun2014-09-271-2/+2
| | * | | | clk: rockchip: fix rk3066 pll status register locationHeiko Stuebner2014-09-271-3/+7
| | * | | | clk: rockchip: change pll rate without a clk-notifierDoug Anderson2014-09-271-50/+13
| * | | | | Merge tag 'clk-mvebu-3.18' of git://git.infradead.org/linux-mvebu into clk-nextMike Turquette2014-09-264-2/+99
| |\ \ \ \ \ | | | |_|_|/ | | |/| | |
| | * | | | clk: mvebu: armada-375: Fix the description of the SAR in the commentGregory CLEMENT2014-09-091-2/+2
| | * | | | clk: mvebu: armada-370: Fix timer drift caused by the SSCG deviationGregory CLEMENT2014-09-091-0/+8
| | * | | | clk: mvebu: Fix clk frequency value if SSCG is enabledGregory CLEMENT2014-09-092-0/+89
| | | |/ / | | |/| |
| * | | | clk: add gpio gated clockJyri Sarha2014-09-262-0/+205
| * | | | Merge tag 'qcom-clocks-for-3.18' of git://git.kernel.org/pub/scm/linux/kernel...Mike Turquette2014-09-269-88/+219
| |\ \ \ \
| | * | | | clk: qcom: Add support for banked MD RCGsStephen Boyd2014-09-223-56/+77
| | * | | | clk: qcom: Add support for setting rates on PLLsStephen Boyd2014-09-222-1/+87
| | * | | | clk: qcom: Consolidate frequency finding logicStephen Boyd2014-09-224-32/+27
| | * | | | clk: qcom: Add IPQ8064 PLL required for USBAndy Gross2014-09-221-1/+30
| | |/ / /
| * | | | Merge tag 'tegra-clk-3.18' of git://nv-tegra.nvidia.com/user/pdeschrijver/lin...Mike Turquette2014-09-262-2/+15
| |\ \ \ \ | | |_|/ / | |/| | |
| | * | | clk: tegra: Make clock initialization more robustTomeu Vizoso2014-09-181-2/+7
| | * | | clk: tegra124: Add PLL_M_UD and PLL_C_UD clocksMikko Perttunen2014-09-181-0/+8
| | |/ /
| * | | clk: Remove .owner field for driverKiran Padwal2014-09-2515-15/+0
| * | | Merge branch 'clk-next-rockchip' into clk-nextMike Turquette2014-09-251-36/+56
| |\ \ \ | | |_|/ | |/| |
| | * | clk: rockchip: add clock node in PD_VIDEOKever Yang2014-09-251-0/+20
| | * | clk: rockchip: use the clock id for nodes initKever Yang2014-09-251-34/+34
| | * | clk: rockchip: add missing rk3288 npll rate tableHeiko Stübner2014-09-251-1/+1
| | * | clk: rockchip: rk3288: fix softreset register countMark yao2014-09-251-1/+1
| | |/
| * | Merge branch 'clk-fixes' into clk-nextMike Turquette2014-09-177-10/+24
| |\ \
| * \ \ Merge branch 'clk-next-debugfs-lock' into clk-nextMike Turquette2014-09-101-46/+27
| |\ \ \
| | * | | clk: Don't hold prepare_lock across debugfs creationStephen Boyd2014-09-101-46/+27
| | | |/ | | |/|
| * | | clk: rockchip: also protect hclk_peri as criticalHeiko Stübner2014-09-102-0/+2
| * | | clk: fractional-divider: cast parent_rate to u64 before multiplyingHeiko Stübner2014-09-101-1/+1
| * | | clk: Add driver for Maxim 77802 PMIC clocksJavier Martinez Canillas2014-09-093-0/+106
| * | | clk: max77686: Convert to the generic max clock driverJavier Martinez Canillas2014-09-092-168/+9
| * | | clk: Add generic driver for Maxim PMIC clocksJavier Martinez Canillas2014-09-094-0/+228
| * | | clk: max77686: Add DT include for MAX77686 PMIC clockJavier Martinez Canillas2014-09-091-6/+1
| * | | clk: zynq: Move const initdata into correct code sectionSoren Brinkmann2014-09-091-15/+14
| * | | clk: zynq: Remove pointless return at end of void functionSoren Brinkmann2014-09-091-1/+0
| * | | clk: zynq: Remove unnecessary OOM messageSoren Brinkmann2014-09-091-3/+1
| * | | clk: at91: fix div by zero in USB clock driverBoris BREZILLON2014-09-021-2/+5
| * | | clk: at91: rework rm9200 USB clock to propagate set_rate to the parent clkBoris BREZILLON2014-09-021-3/+10
| * | | clk: at91: fix recalc_rate implementation of PLL driverBoris BREZILLON2014-09-021-8/+3
| * | | clk: at91: rework PLL rate calculationBoris BREZILLON2014-09-021-70/+77
| * | | clk: at91: fix PLL_MAX_COUNT macro definitionBoris BREZILLON2014-09-021-1/+1
| * | | clk: rockchip: protect critical clocks from getting disabledHeiko Stübner2014-09-024-0/+28
| * | | clk: rockchip: make rockchip_clk_register_branch staticHeiko Stübner2014-09-021-1/+1
| * | | clk: rockchip: implement the fraction divider branch typeHeiko Stübner2014-09-021-2/+56
| * | | clk: shmobile: add missing 0x0100 for SDCKCRKuninori Morimoto2014-09-021-0/+1
| * | | cpufreq: kirkwood: use the powersave multiplexerMike Turquette2014-09-021-2/+13
| * | | clk: mvebu: powersave clock is a multiplexerMike Turquette2014-09-011-0/+87
| * | | clk: mvebu: share locks between gate clocksMike Turquette2014-09-012-3/+8
| |/ /
OpenPOWER on IntegriCloud