summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
...
| | | * | | clk: mvebu: armada-37xx-periph: Use PTR_ERR_OR_ZERO()Gomonovych, Vasyl2017-12-281-4/+1
| | | |/ /
| | * | | clk: iproc: Minor tidy up of iproc pll data structuresLori Hikichi2017-12-281-47/+36
| | * | | clk: iproc: Allow plls to do minor rate changes without resetLori Hikichi2017-12-281-0/+47
| | * | | clk: iproc: Fix error in the pll post divider rate calculationLori Hikichi2017-12-281-16/+17
| | * | | clk: iproc: Allow iproc pll to runtime calculate vco parametersLori Hikichi2017-12-283-35/+92
| | |/ /
| | | |
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| *-------. \ \ Merge branches 'clk-at91', 'clk-imx7ulp', 'clk-axigen', 'clk-si5351' and 'clk...Stephen Boyd2018-01-267-41/+146
| |\ \ \ \ \ \ \
| | | | | | * | | clk: pxa: unbreak lookup of CLK_POUTIgor Grinberg2017-12-281-1/+5
| | | | | | |/ /
| | | | | * | | clk: si5351: _si5351_clkout_reset_pll() can be staticWu Fengguang2017-12-281-1/+1
| | | | | * | | clk: si5351: Do not enable parent clocks on probeSergej Sawazki2017-12-211-26/+9
| | | | | * | | clk: si5351: Rename internal plls to avoid name collisionsSergej Sawazki2017-12-211-1/+1
| | | | | * | | clk: si5351: Apply PLL soft reset before enabling the outputsSergej Sawazki2017-12-211-0/+29
| | | | | * | | clk: si5351: Add DT property to enable PLL resetSergej Sawazki2017-12-211-0/+3
| | | | | * | | clk: si5351: implement remove handlerAlexey Khoroshilov2017-12-211-0/+13
| | | | | |/ /
| | | | * | | clk: axi-clkgen: Round closest in round_rate() and recalc_rate()Lars-Peter Clausen2017-12-211-3/+7
| | | | * | | clk: axi-clkgen: Correctly handle nocount bit in recalc_rate()Lars-Peter Clausen2017-12-211-5/+24
| | | | |/ /
| | | * | | clk: Don't touch hardware when reparenting during registrationStephen Boyd2017-12-211-2/+5
| | | |/ /
| | * | | clk: at91: pmc: Support backup for programmable clocksRomain Izard2017-12-213-0/+39
| | * | | clk: at91: pmc: Save SCSR during suspendRomain Izard2017-12-211-2/+2
| | * | | clk: at91: pmc: Wait for clocks when resumingRomain Izard2017-12-211-8/+16
| | |/ /
| | | |
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| *-------. \ \ Merge branches 'clk-spreadtrum', 'clk-mvebu-dvfs', 'clk-qoriq', 'clk-imx' and...Stephen Boyd2018-01-2629-81/+7213
| |\ \ \ \ \ \ \
| | | | | | * | | clk: qcom: ipq8074: add misc resets for PCIE and NSSAbhishek Sahu2017-12-211-0/+42
| | | | | | * | | clk: qcom: ipq8074: add GP and Crypto clocksAbhishek Sahu2017-12-211-0/+199
| | | | | | * | | clk: qcom: ipq8074: add NSS ethernet port clocksAbhishek Sahu2017-12-211-0/+1288
| | | | | | * | | clk: qcom: ipq8074: add NSS clocksAbhishek Sahu2017-12-211-0/+1034
| | | | | | * | | clk: qcom: ipq8074: add PCIE, USB and SDCC clocksAbhishek Sahu2017-12-211-0/+994
| | | | | | * | | clk: qcom: ipq8074: add remaining PLL’sAbhishek Sahu2017-12-211-1/+191
| | | | | | * | | clk: qcom: ipq8074: fix missing GPLL0 divider widthAbhishek Sahu2017-12-211-0/+1
| | | | | | * | | clk: qcom: add parent map for regmap muxAbhishek Sahu2017-12-214-11/+18
| | | | | | * | | clk: qcom: add read-only divider operationsAbhishek Sahu2017-12-212-0/+30
| | | | | * | | | clk: imx51: uart4, uart5 gates only exist on imx50, imx53Philipp Zabel2017-12-211-4/+8
| | | | | | |/ / | | | | | |/| |
| | | | * | | | clk: qoriq: add more divider clocks supportYuantian Tang2017-12-211-1/+8
| | | | |/ / /
| | | * | | | clk: mvebu: armada-37xx-periph: add DVFS support for cpu clocksGregory CLEMENT2017-12-211-4/+217
| | | * | | | clk: mvebu: armada-37xx-periph: prepare cpu clk to be used with DVFSGregory CLEMENT2017-12-211-9/+73
| | | * | | | clk: mvebu: armada-37xx-periph: cosmetic changesGregory CLEMENT2017-12-211-8/+9
| | | |/ / /
| | * | | | clk: sprd: add clocks support for SC9860Chunyan Zhang2017-12-213-0/+1987
| | * | | | clk: sprd: add adjustable pll supportChunyan Zhang2017-12-213-0/+375
| | * | | | clk: sprd: add composite clock supportChunyan Zhang2017-12-213-0/+112
| | * | | | clk: sprd: add divider clock supportChunyan Zhang2017-12-213-0/+166
| | * | | | clk: sprd: add mux clock supportChunyan Zhang2017-12-213-0/+151
| | * | | | clk: sprd: add gate clock supportChunyan Zhang2017-12-213-0/+171
| | * | | | clk: sprd: Add common infrastructureChunyan Zhang2017-12-216-0/+143
| | * | | | clk: move clock common macros out from vendor directoriesChunyan Zhang2017-12-212-47/+0
| | |/ / /
| | | | |
| | \ \ \
| | \ \ \
| | \ \ \
| | \ \ \
| | \ \ \
| *-----. \ \ \ Merge branches 'clk-qcom-alpha-pll', 'clk-check-ops-ptr', 'clk-protect-rate' ...Stephen Boyd2018-01-2615-5241/+918
| |\ \ \ \ \ \ \ | | | |_|_|_|/ / | | |/| | | | / | | | | | |_|/ | | | | |/| |
| | | | | * | clk: ti: Drop legacy clk-3xxx-legacy codeTony Lindgren2017-12-148-5078/+0
| | | | * | | clk: fix set_rate_range when current rate is out of rangeJerome Brunet2017-12-191-4/+33
| | | | * | | clk: add clk_rate_exclusive apiJerome Brunet2017-12-191-0/+172
| | | | * | | clk: cosmetic changes to clk_summary debugfs entryJerome Brunet2017-12-191-3/+4
| | | | * | | clk: add clock protection mechanism to clk coreJerome Brunet2017-12-191-7/+112
| | | | * | | clk: use round rate to bail out early in set_rateJerome Brunet2017-12-191-2/+23
| | | | * | | clk: rework calls to round and determine rate callbacksJerome Brunet2017-12-191-30/+52
OpenPOWER on IntegriCloud