summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'drivers-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds2013-05-0418-336/+6322
|\
| * clk: exynos5250: Fix parent clock for sclk_mmc{0,1,2,3}Tushar Behera2013-04-231-8/+8
| * Merge tag 'clk-exynos-for-v3.10' of git://git.kernel.org/pub/scm/linux/kernel...Arnd Bergmann2013-04-099-0/+2831
| |\
| | * Merge commit 'v3.9-rc5' into next/clk-exynosKukjin Kim2013-04-093-3/+1
| | |\
| | * | clk: exynos5250: Fix divider values for sclk_mmc{0,1,2,3}Tushar Behera2013-04-081-4/+4
| | * | clk: exynos4: export clocks required for fimc-isSylwester Nawrocki2013-04-081-7/+13
| | * | clk: samsung: Fix compilation errorSachin Kamat2013-04-081-0/+2
| | * | clk: exynos5250: register display block gate clocks to common clock frameworkLeela Krishna Amudala2013-04-041-1/+9
| | * | clk: exynos4: Add support for SoC-specific register save listTomasz Figa2013-04-045-8/+39
| | * | clk: exynos4: Add missing registers to suspend save listTomasz Figa2013-04-041-0/+33
| | * | clk: exynos4: Remove E4X12 prefix from SRC_DMC registerTomasz Figa2013-04-041-2/+2
| | * | clk: exynos4: Add E4210 prefix to GATE_IP_PERIR registerTomasz Figa2013-04-041-8/+8
| | * | clk: exynos4: Add E4210 prefix to LCD1 clock registersTomasz Figa2013-04-041-11/+11
| | * | clk: exynos4: Remove SoC-specific registers from save listTomasz Figa2013-04-041-16/+0
| | * | clk: exynos4: Use SRC_MASK_PERIL{0,1} definitionsTomasz Figa2013-04-041-11/+19
| | * | clk: exynos4: Define {E,V}PLL registersTomasz Figa2013-04-041-4/+12
| | * | clk: exynos4: Add missing mout_sata on Exynos4210Tomasz Figa2013-04-041-0/+1
| | * | clk: exynos4: Add missing CMU_TOP and ISP clocksAndrzej Hajda2013-04-041-3/+107
| | * | clk: exynos4: Add G3D clocksTomasz Figa2013-04-041-8/+14
| | * | clk: exynos4: Add camera related clock definitionsSylwester Nawrocki2013-04-041-17/+33
| | * | clk: exynos4: Export mout_core clock of Exynos4210Tomasz Figa2013-04-041-1/+2
| | * | clk: samsung: Remove unimplemented ops for pllTomasz Figa2013-04-041-80/+0
| | * | clk: exynos4: Export clocks used by exynos cpufreq driversLukasz Majewski2013-04-041-3/+5
| | * | clk: exynos4: Move dac and mixer to Exynos4210-specific clocksTomasz Figa2013-04-041-2/+2
| | * | clk: exynos4: Export sclk_pcm0Tomasz Figa2013-04-041-2/+2
| | * | clk: exynos4: Add missing sclk_audio0 clockTomasz Figa2013-04-041-0/+2
| | * | clk: exynos4: Add missing mout_mipihsi clockTomasz Figa2013-04-041-0/+1
| | * | clk: exynos4: Use mout_mpll_user_* on Exynos4x12Tomasz Figa2013-04-041-61/+111
| | * | clk: exynos4: Correct sclk_mfc clock definitionSylwester Nawrocki2013-04-041-2/+2
| | * | clk: samsung: add infrastructure to add separate aliasesHeiko Stuebner2013-03-282-0/+54
| | * | clk: samsung: always allocate the clk_tableHeiko Stuebner2013-03-281-4/+4
| | * | clk: samsung: fix pm init on non-dt platformsHeiko Stueber2013-03-281-12/+13
| | * | clk: samsung: register clk_div_tables for divider clocksHeiko Stuebner2013-03-282-7/+20
| | * | clk: exynos5440: register clocks using common clock frameworkThomas Abraham2013-03-252-0/+140
| | * | clk: exynos5250: register clocks using common clock frameworkThomas Abraham2013-03-252-0/+515
| | * | clk: exynos4: register clocks using common clock frameworkThomas Abraham2013-03-252-0/+844
| | * | clk: samsung: add pll clock registration helper functionsThomas Abraham2013-03-253-1/+541
| | * | clk: samsung: add common clock framework helper functions for Samsung platformsThomas Abraham2013-03-254-0/+541
| * | | clk: tegra: fix enum tegra114_clk to match bindingStephen Warren2013-04-041-1/+1
| * | | clk: tegra: Remove forced clk_enable of uartdPeter De Schrijver2013-04-041-1/+1
| * | | clk: tegra: devicetree match for nvidia,tegra114-carPeter De Schrijver2013-04-042-0/+7
| * | | clk: tegra: Implement clocks for Tegra114Peter De Schrijver2013-04-042-0/+2086
| * | | clk: tegra: Workaround for Tegra114 MSENC problemPeter De Schrijver2013-04-042-0/+11
| * | | clk: tegra: Add flags to tegra_clk_periph()Peter De Schrijver2013-04-044-10/+14
| * | | clk: tegra: Add new fields and PLL types for Tegra114Peter De Schrijver2013-04-042-1/+888
| * | | clk: tegra: move from a lock bit idx to a lock maskPeter De Schrijver2013-04-044-25/+25
| * | | clk: tegra: Add PLL post divider tablePeter De Schrijver2013-04-044-6/+59
| * | | clk: tegra: introduce TEGRA_PLL_HAS_LOCK_ENABLEPeter De Schrijver2013-04-042-0/+7
| * | | clk: tegra: Add TEGRA_PLL_BYPASS flagPeter De Schrijver2013-04-042-4/+10
| * | | clk: tegra: Refactor PLL programming codePeter De Schrijver2013-04-044-293/+356
OpenPOWER on IntegriCloud