summaryrefslogtreecommitdiffstats
path: root/drivers/clk/zynq
Commit message (Expand)AuthorAgeFilesLines
* clk/zynq: Fix possible memory leakFelipe Pena2013-10-071-1/+15
* Merge tag 'clk-for-linus-3.12' of git://git.linaro.org/people/mturquette/linuxLinus Torvalds2013-09-092-39/+62
|\
| * Merge tag 'zynq-clk-for-3.12' of git://git.xilinx.com/linux-xlnx into clk-nextMike Turquette2013-08-201-5/+14
| |\
| | * clk/zynq/pll: Use #defines for fbdiv min/max valuesSoren Brinkmann2013-08-201-4/+7
| | * clk/zynq/pll: Fix documentation for PLL register functionSoren Brinkmann2013-08-201-1/+7
| * | clk: add CLK_SET_RATE_NO_REPARENT flagJames Hogan2013-08-191-36/+50
| |/
* | clk/zynq/clkc: Add CLK_SET_RATE_PARENT flag to ethernet muxesSoren Brinkmann2013-08-131-4/+6
* | clk/zynq/clkc: Add dedicated spinlock for the SWDTSoren Brinkmann2013-08-131-1/+2
|/
* arm: zynq: Migrate platform to clock controllerSoren Brinkmann2013-05-271-0/+3
* clk: zynq: Add clock controller driverSoren Brinkmann2013-05-271-0/+533
* clk: zynq: Factor out PLL driverSoren Brinkmann2013-05-211-0/+235
OpenPOWER on IntegriCloud