summaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/cpu/perf_event_p4.c
Commit message (Expand)AuthorAgeFilesLines
* x86: Replace __get_cpu_var usesChristoph Lameter2014-08-261-3/+3
* perf/x86/p4: Block PMIs on init to prevent a stream of unkown NMIsDon Zickus2014-02-091-0/+15
* perf/x86/p4: Fix counter corruption when using lots of perf groupsDon Zickus2014-02-091-1/+18
* perf/x86/intel/P4: Robistify P4 PMU typesIngo Molnar2013-04-261-5/+4
* perf/x86: Rename Intel specific macrosRobert Richter2012-07-051-1/+1
* x86, cpu: Rename checking_wrmsrl() to wrmsrl_safe()H. Peter Anvin2012-06-071-7/+7
* perf: Pass last sampling period to perf_sample_data_init()Robert Richter2012-05-091-3/+3
* perf/x86/p4: Add format attributesPeter Zijlstra2012-04-031-0/+13
* perf: Don't use -ENOSPC for out of PMU resourcesPeter Zijlstra2011-11-141-1/+1
* x86, perf: Clean up perf_event cpu codeKevin Winchester2011-09-261-4/+6
* x86, perf: P4 PMU - Fix typos in comments and style cleanupCyrill Gorcunov2011-07-211-36/+30
* perf, x86: P4 PMU - Introduce event alias featureCyrill Gorcunov2011-07-141-29/+106
* perf, arch: Add generic NODE cache eventsPeter Zijlstra2011-07-011-0/+14
* perf: Remove the nmi parameter from the swevent and overflow interfacePeter Zijlstra2011-07-011-1/+1
* perf, x86: Add hw_watchdog_set_attr() in a sake of nmi-watchdog on P4Cyrill Gorcunov2011-07-011-0/+26
* Merge branch 'tip/perf/urgent' of git://git.kernel.org/pub/scm/linux/kernel/g...Ingo Molnar2011-05-011-5/+14
|\
| * perf, x86, nmi: Move LVT un-masking into irq handlersDon Zickus2011-04-271-4/+13
| * perf, x86: P4 PMU - Don't forget to clear cpuc->active_mask on overflowCyrill Gorcunov2011-04-221-1/+1
* | perf events, x86, P4: Fix typo in commentJustin P. Mattock2011-04-241-1/+1
* | perf, x86: P4 PMU -- Use perf_sample_data_init helperCyrill Gorcunov2011-04-221-2/+1
* | perf, x86: P4 PMU - clean up the code a bitCyrill Gorcunov2011-03-291-1/+1
|/
* Merge branch 'perf-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2011-03-251-0/+1
|\
| * perf, x86: P4 PMU - Read proper MSR register to catch unflagged overflowsDon Zickus2011-03-241-0/+1
* | x86: Fix common misspellingsLucas De Marchi2011-03-181-4/+4
|/
* perf, x86: Store perfctr msr addresses in config_base/event_baseRobert Richter2011-02-161-4/+4
* perf, x86: P4 PMU: Fix spurious NMI messagesCyrill Gorcunov2011-02-161-3/+8
* perf: Fix Pentium4 raw event validationStephane Eranian2011-01-271-2/+10
* perf, x86: P4 PMU - Fix unflagged overflows handlingCyrill Gorcunov2011-01-091-13/+15
* Merge branch 'perf/urgent' into perf/coreIngo Molnar2010-10-051-1/+5
|\
| * perf, x86: Handle in flight NMIs on P4 platformCyrill Gorcunov2010-09-301-1/+5
* | Merge branch 'perf/urgent' into perf/coreIngo Molnar2010-09-091-1/+1
|\ \ | |/
| * perf, x86: Fix handle_irq return valuesPeter Zijlstra2010-09-031-1/+1
* | perf, x86, Pentium4: Add RAW events verificationCyrill Gorcunov2010-09-011-24/+268
|/
* perf, x86, Pentium4: Clear the P4_CCCR_FORCE_OVF flagLin Ming2010-08-251-0/+2
* perf, x86: P4 PMU -- update nmi irq statistics and unmask lvt entry properlyCyrill Gorcunov2010-08-081-3/+6
* perf, x86: P4 PMU -- redesign cache eventsCyrill Gorcunov2010-07-051-36/+111
* perf, x86: Make a second write to performance counter if neededCyrill Gorcunov2010-06-091-0/+9
* perf, x86: P4_pmu_schedule_events -- use smp_processor_id instead of raw_Cyrill Gorcunov2010-05-191-1/+1
* perf, x86: P4 PMU -- do a real check for ESCR address being in hashCyrill Gorcunov2010-05-191-3/+4
* perf, x86: P4 PMU -- fix typo in unflagged NMI handlingCyrill Gorcunov2010-05-181-1/+1
* perf, x86: P4 PMU -- handle unflagged eventsCyrill Gorcunov2010-05-181-16/+16
* x86, perf: P4 PMU - fix counters management logicCyrill Gorcunov2010-05-151-4/+4
* x86, perf: P4 PMU -- use hash for p4_get_escr_idx()Cyrill Gorcunov2010-05-131-55/+71
* x86, perf: P4 PMU -- check for proper event index in RAW eventsCyrill Gorcunov2010-05-081-1/+10
* x86, perf: P4 PMU -- Get rid of redundant check for array indexCyrill Gorcunov2010-05-081-5/+0
* x86, perf: P4 PMU -- protect sensible procedures from preemptionCyrill Gorcunov2010-05-081-2/+6
* x86, perf: P4 PMU -- configure predefined eventsCyrill Gorcunov2010-05-081-15/+14
* perf, x86: Call x86_setup_perfctr() from .hw_config()Robert Richter2010-05-071-1/+1
* perf, x86: Fix __initconst vs constPeter Zijlstra2010-04-021-2/+2
* perf, x86: Fix up the ANY flag stuffPeter Zijlstra2010-04-021-18/+22
OpenPOWER on IntegriCloud