| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Merge branch 'perf/hw-branch-sampling' into perf/core | Ingo Molnar | 2012-03-12 | 1 | -27/+93 |
| |\ |
|
| | * | perf: Add callback to flush branch_stack on context switch | Stephane Eranian | 2012-03-05 | 1 | -0/+13 |
| | * | perf/x86: Implement PERF_SAMPLE_BRANCH for Intel CPUs | Stephane Eranian | 2012-03-05 | 1 | -0/+35 |
| | * | perf/x86: Add Intel LBR mappings for PERF_SAMPLE_BRANCH filters | Stephane Eranian | 2012-03-05 | 1 | -1/+1 |
| | * | perf/x86: Add Intel LBR sharing logic | Stephane Eranian | 2012-03-05 | 1 | -26/+44 |
| * | | perf/x86: Prettify pmu config literals | Peter Zijlstra | 2012-03-12 | 1 | -7/+14 |
| * | | perf/x86: Fix local vs remote memory events for NHM/WSM | Peter Zijlstra | 2012-03-12 | 1 | -8/+9 |
| |/ |
|
| * | Merge branch 'perf-core-for-linus' of git://git.kernel.org/pub/scm/linux/kern... | Linus Torvalds | 2012-01-06 | 1 | -27/+61 |
| |\ |
|
| | * | perf events: Add Intel x86 mapping for PERF_COUNT_HW_REF_CPU_CYCLES | Stephane Eranian | 2011-12-21 | 1 | -0/+1 |
| | * | perf events: Enable raw event support for Intel unhalted_reference_cycles event | Stephane Eranian | 2011-12-21 | 1 | -10/+5 |
| | * | perf, x86: Implement arch event mask as quirk | Peter Zijlstra | 2011-12-06 | 1 | -30/+50 |
| | * | x86, perf: Disable non available architectural events | Gleb Natapov | 2011-12-06 | 1 | -5/+23 |
| * | | perf/x86: Fix raw_spin_unlock_irqrestore() usage | Robert Richter | 2011-12-23 | 1 | -1/+1 |
| |/ |
|
| * | perf, x86: Disable PEBS on SandyBridge chips | Peter Zijlstra | 2011-12-05 | 1 | -0/+8 |
| * | x86: Fix files explicitly requiring export.h for EXPORT_SYMBOL/THIS_MODULE | Paul Gortmaker | 2011-10-31 | 1 | -0/+1 |
| * | perf, intel: Use GO/HO bits in perf-ctr | Gleb Natapov | 2011-10-10 | 1 | -3/+88 |
| * | x86, perf: Clean up perf_event cpu code | Kevin Winchester | 2011-09-26 | 1 | -24/+29 |
| * | perf, x86: Avoid kfree() in CPU_STARTING | Peter Zijlstra | 2011-08-14 | 1 | -1/+1 |
| * | perf, x86: Add model 45 SandyBridge support | Youquan Song | 2011-08-09 | 1 | -0/+1 |
| * | x86, perf: Add constraints for architectural PMU | Avi Kivity | 2011-07-01 | 1 | -5/+18 |
| * | perf, arch: Add generic NODE cache events | Peter Zijlstra | 2011-07-01 | 1 | -1/+58 |
| * | perf, intel: Try alternative OFFCORE encodings | Peter Zijlstra | 2011-07-01 | 1 | -7/+37 |
| * | perf_events: Add Intel Sandy Bridge offcore_response low-level support | Stephane Eranian | 2011-07-01 | 1 | -3/+10 |
| * | perf_events: Fix validation of events using an extra reg | Stephane Eranian | 2011-07-01 | 1 | -4/+12 |
| * | perf_events: Update Intel extra regs shared constraints management | Stephane Eranian | 2011-07-01 | 1 | -132/+128 |
| * | perf: Remove the nmi parameter from the swevent and overflow interface | Peter Zijlstra | 2011-07-01 | 1 | -1/+1 |
| * | Merge commit 'v2.6.39-rc7' into perf/core | Ingo Molnar | 2011-05-10 | 1 | -35/+52 |
| |\ |
|
| | * | perf events, x86: Fix Intel Nehalem and Westmere last level cache event defin... | Peter Zijlstra | 2011-05-06 | 1 | -35/+52 |
| * | | Merge branch 'perf/stat' into perf/core | Ingo Molnar | 2011-05-06 | 1 | -10/+21 |
| |\ \ |
|
| | * | | perf events, x86: Add Westmere stalled-cycles-frontend/backend events | Ingo Molnar | 2011-04-29 | 1 | -0/+6 |
| | * | | perf, x86: Add new stalled cycles events for Intel and AMD CPUs | Ingo Molnar | 2011-04-29 | 1 | -1/+3 |
| | * | | perf events: Add generic front-end and back-end stalled cycle event definitions | Ingo Molnar | 2011-04-29 | 1 | -1/+1 |
| | * | | perf event, x86: Use better stalled cycles metric | Ingo Molnar | 2011-04-28 | 1 | -2/+2 |
| | * | | perf events, x86: Mark constrant tables read mostly | Ingo Molnar | 2011-04-26 | 1 | -10/+10 |
| | * | | perf events: Add stalled cycles generic event - PERF_COUNT_HW_STALLED_CYCLES | Ingo Molnar | 2011-04-26 | 1 | -0/+3 |
| * | | | perf events, x86: Add SandyBridge stalled-cycles-frontend/backend events | Lin Ming | 2011-05-06 | 1 | -0/+6 |
| | |/
|/| |
|
| * | | perf, x86, nmi: Move LVT un-masking into irq handlers | Don Zickus | 2011-04-27 | 1 | -0/+10 |
| |/ |
|
| * | perf events, x86: Work around the Nehalem AAJ80 erratum | Ingo Molnar | 2011-04-26 | 1 | -2/+14 |
| * | perf, x86: Fix BTS condition | Peter Zijlstra | 2011-04-26 | 1 | -0/+3 |
| * | perf, x86: Update/fix Intel Nehalem cache events | Peter Zijlstra | 2011-04-22 | 1 | -4/+4 |
| * | perf: Support Xeon E7's via the Westmere PMU driver | Andi Kleen | 2011-04-22 | 1 | -0/+1 |
| * | perf: Avoid the percore allocations if the CPU is not HT capable | Lin Ming | 2011-03-05 | 1 | -6/+12 |
| * | perf: Fix LLC-* events on Intel Nehalem/Westmere | Andi Kleen | 2011-03-04 | 1 | -12/+69 |
| * | perf: Add support for supplementary event registers | Andi Kleen | 2011-03-04 | 1 | -0/+198 |
| * | perf_events: Update PEBS event constraints | Stephane Eranian | 2011-03-04 | 1 | -0/+4 |
| * | Merge branch 'perf/urgent' into perf/core | Ingo Molnar | 2011-03-04 | 1 | -0/+124 |
| |\ |
|
| | * | perf, x86: Add Intel SandyBridge CPU support | Lin Ming | 2011-03-02 | 1 | -0/+124 |
| * | | perf, x86: Calculate perfctr msr addresses in helper functions | Robert Richter | 2011-02-16 | 1 | -2/+2 |
| |/ |
|
| * | Merge branch 'for-2.6.38' of git://git.kernel.org/pub/scm/linux/kernel/git/tj... | Linus Torvalds | 2011-01-07 | 1 | -2/+2 |
| |\ |
|
| | * | x86: Use this_cpu_ops to optimize code | Tejun Heo | 2010-12-30 | 1 | -2/+2 |
