| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Merge branch 'linux-next' of git://git.kernel.org/pub/scm/linux/kernel/git/jb... | Linus Torvalds | 2012-01-11 | 1 | -0/+31 |
| |\ |
|
| | * | x86/PCI: amd: factor out MMCONFIG discovery | Bjorn Helgaas | 2012-01-06 | 1 | -0/+31 |
| * | | x86: Simplify code by removing a !SMP #ifdefs from 'struct cpuinfo_x86' | Kevin Winchester | 2011-12-21 | 1 | -6/+2 |
| |/ |
|
| * | x86, amd-nb: Rename CPU PCI id define for F4 | Borislav Petkov | 2011-03-31 | 1 | -1/+1 |
| * | Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/bp/bp | Linus Torvalds | 2011-03-17 | 1 | -1/+1 |
| |\ |
|
| | * | PCI: Rename CPU PCI id define | Borislav Petkov | 2011-03-17 | 1 | -1/+1 |
| * | | x86, amd-nb: Misc cleanliness fixes | Borislav Petkov | 2011-03-03 | 1 | -8/+10 |
| * | | x86: Adjust section placement in AMD northbridge related code | Jan Beulich | 2011-02-10 | 1 | -3/+4 |
| * | | x86, amd: Support L3 Cache Partitioning on AMD family 0x15 CPUs | Hans Rosenfeld | 2011-02-07 | 1 | -0/+63 |
| * | | x86, amd: Extend AMD northbridge caching code to support "Link Control" devices | Hans Rosenfeld | 2011-01-26 | 1 | -2/+9 |
| * | | x86, amd: Enable L3 cache index disable on family 0x15 | Hans Rosenfeld | 2011-01-26 | 1 | -0/+3 |
| |/ |
|
| * | x86: Use PCI method for enabling AMD extended config space before MSR method | Jan Beulich | 2011-01-11 | 1 | -0/+7 |
| * | x86, cacheinfo: Cleanup L3 cache index disable support | Hans Rosenfeld | 2010-11-18 | 1 | -0/+10 |
| * | x86, amd-nb: Cleanup AMD northbridge caching code | Hans Rosenfeld | 2010-11-18 | 1 | -47/+62 |
| * | x86, amd-nb: Complete the rename of AMD NB and related code | Hans Rosenfeld | 2010-11-18 | 1 | -36/+36 |
| * | x86, amd_nb: Enable GART support for AMD family 0x15 CPUs | Andreas Herrmann | 2010-10-01 | 1 | -1/+3 |
| * | x86, k8: Rename k8.[ch] to amd_nb.[ch] and CONFIG_K8_NB to CONFIG_AMD_NB | Andreas Herrmann | 2010-09-20 | 1 | -0/+145 |
