summaryrefslogtreecommitdiffstats
path: root/arch/sparc/kernel/perf_event.c
Commit message (Expand)AuthorAgeFilesLines
* sparc64: Fix niagara2 perf IRQ bits.David S. Miller2009-10-091-1/+1
* sparc64: Cache per-cpu %pcr register value in perf code.David S. Miller2009-09-291-17/+42
* sparc64: Fix comment typo in perf_event.cDavid S. Miller2009-09-291-1/+1
* sparc64: Minor coding style fixups in perf code.David S. Miller2009-09-281-7/+5
* sparc64: Add a basic conflict engine in preparation for multi-counter support.David S. Miller2009-09-281-5/+64
* sparc64: Add initial perf event conflict resolution and checks.David S. Miller2009-09-271-5/+77
* sparc: Niagara1 perf event support.David S. Miller2009-09-261-0/+119
* sparc: Add Niagara2 HW cache event support.David S. Miller2009-09-261-0/+88
* sparc: Support all ultra3 and ultra4 derivatives.David S. Miller2009-09-261-10/+13
* sparc: Support HW cache events.David S. Miller2009-09-261-6/+139
* perf: Do the big rename: Performance Counters -> Performance EventsIngo Molnar2009-09-211-0/+556
OpenPOWER on IntegriCloud