summaryrefslogtreecommitdiffstats
path: root/arch/powerpc/mm/tlb_nohash_low.S
Commit message (Expand)AuthorAgeFilesLines
* powerpc/fsl-booke64: Use TLB CAMs to cover linear mapping on FSL 64-bit chipsKumar Gala2010-10-141-1/+1
* powerpc/47x: Add an isync before the tlbivax instructionDave Kleikamp2010-08-231-0/+1
* powerpc/fsl-booke: Move loadcam_entry back to asm code to fix SMP ftraceKumar Gala2010-05-171-0/+28
* powerpc/47x: Base ppc476 supportDave Kleikamp2010-05-051-12/+106
* powerpc/booke: Move MMUCSR definition into mmu-book3e.hKumar Gala2009-08-241-2/+0
* powerpc: Add TLB management code for 64-bit Book3EBenjamin Herrenschmidt2009-08-201-0/+79
* powerpc/mm: Make low level TLB flush ops on BookE take additional argsBenjamin Herrenschmidt2009-08-201-3/+3
* powerpc: fix for long standing bug noticed by gcc 4.4.0Stephen Rothwell2009-04-231-1/+1
* Revert "powerpc: Add support for early tlbilx opcode"Kumar Gala2009-04-231-13/+1
* powerpc: Add support for early tlbilx opcodeKumar Gala2009-04-071-1/+13
* powerpc/fsl-booke: Add support for tlbilx instructionsKumar Gala2009-03-091-7/+37
* powerpc/44x: No need to mask MSR:CE, ME or DE in _tlbil_va on 440Benjamin Herrenschmidt2008-12-211-9/+10
* powerpc/mm: Split low level tlb invalidate for nohash processorsBenjamin Herrenschmidt2008-12-211-0/+165
OpenPOWER on IntegriCloud