summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm
Commit message (Expand)AuthorAgeFilesLines
* [PATCH] extend the set of "__attribute__" shortcut macrosRobert P. J. Day2007-02-111-2/+0
* [MIPS] Move some kernel globals from asm file to C file.Atsushi Nemoto2007-02-061-0/+15
* [MIPS] Setup min_low_pfn/max_low_pfn correctlyFranck Bui-Huu2007-02-061-12/+11
* [MIPS] prom_free_prom_memory cleanupAtsushi Nemoto2007-02-061-10/+2
* [MIPS] Fix reported amount of freed memory - it's in kB not bytesThiemo Seufer2007-01-241-1/+2
* [MIPS] Delete duplicate call to load_irq_save.Ralf Baechle2007-01-191-1/+0
* [MIPS] TX49: Fix use of CDEX build_store_reg()Atsushi Nemoto2007-01-081-5/+4
* [PATCH] MIPS: Fix COW D-cache aliasing on forkAtsushi Nemoto2006-12-131-0/+25
* [MIPS] paging_init(): use highend_pfn/highstart_pfnFranck Bui-Huu2006-12-121-9/+8
* [MIPS] Export local_flush_data_cache_page for sake of IDE.Ralf Baechle2006-12-101-0/+1
* [PATCH] Generic ioremap_page_range: mips conversionHaavard Skinnemoen2006-12-081-88/+8
* [PATCH] Pass struct dev pointer to dma_cache_sync()Ralf Baechle2006-12-074-4/+6
* [PATCH] Add struct dev pointer to dma_is_consistent()Ralf Baechle2006-12-074-4/+4
* [PATCH] mm: pagefault_{disable,enable}()Peter Zijlstra2006-12-071-6/+4
* [MIPS] Avoid dupliate D-cache flush on R400C / R4400 SC and MC variants.Ralf Baechle2006-11-301-3/+7
* [MIPS] Remove redundant r4k_blast_icache() callsAtsushi Nemoto2006-11-301-8/+4
* [MIPS] Load modules to CKSEG0 if CONFIG_BUILD_ELF64=nAtsushi Nemoto2006-11-303-0/+62
* [MIPS] Make free_init_pages() arguments to be physical addressesFranck Bui-Huu2006-11-301-16/+17
* [MIPS] setup.c: clean up initrd related codeFranck Bui-Huu2006-11-301-5/+0
* [MIPS] page.h: remove __pa() usages.Franck Bui-Huu2006-11-301-4/+4
* [MIPS] Hack for SB1 cache issuesThiemo Seufer2006-11-221-1/+21
* [MIPS] SB1: On bootup only flush cache on local CPU.Ralf Baechle2006-11-061-1/+1
* [MIPS] 16K & 64K page size fixesRalf Baechle2006-11-012-5/+38
* [MIPS] Make SB1 cache flushes not to use on_each_cpuManish Lachwani2006-10-301-4/+13
* [MIPS] Fix warning about unused definition in c-sb1.cYoichi Yuasa2006-10-301-1/+0
* [MIPS] Fix aliasing bug in copy_to_user_page / copy_from_user_pageRalf Baechle2006-10-213-10/+175
* [MIPS] Fix iounmap argument to const volatile.Ralf Baechle2006-10-191-1/+1
* Merge git://git.kernel.org/pub/scm/linux/kernel/git/bunk/trivialLinus Torvalds2006-10-031-1/+1
|\
| * Attack of "the the"s in archMatt LaPlante2006-10-031-1/+1
* | [MIPS] Fix size of zones_size and zholes_size arrayAtsushi Nemoto2006-10-031-2/+2
|/
* [MIPS] Stacktrace build-fix and improvementAtsushi Nemoto2006-10-011-2/+2
* [MIPS] Remove __flush_icache_pageAtsushi Nemoto2006-10-015-189/+0
* [PATCH] pidspace: is_init()Sukadev Bhattiprolu2006-09-291-1/+1
* [MIPS] Replace BARRIER with more appropriate hazard barrier.Ralf Baechle2006-09-271-13/+8
* [MIPS] c-r4k: Convert init functions from inline to __init.Ralf Baechle2006-09-271-10/+10
* [MIPS] Make PROT_WRITE imply PROT_READ.Ralf Baechle2006-09-271-1/+1
* [MIPS] Do not use drop_mmu_context to flusing other task's VIPT I-cache.Atsushi Nemoto2006-09-272-27/+33
* [MIPS] Retire flush_icache_page from mm use.Ralf Baechle2006-09-275-13/+15
* [MIPS] c-r4k: Typo fix.Ralf Baechle2006-09-271-1/+1
* [PATCH] reduce MAX_NR_ZONES: fix MAX_NR_ZONES array initializationsChristoph Lameter2006-09-261-2/+2
* [MIPS] sparsemem: fix crash in show_memAtsushi Nemoto2006-07-131-0/+2
* [MIPS] Print out TLB handler assembly for debugging.Thiemo Seufer2006-07-131-88/+71
* [MIPS] vr41xx: Replace magic number for P4K bit with symbol.Yoichi Yuasa2006-07-131-1/+1
* [MIPS] vr41xx: Changed workaround to recommended methodYoichi Yuasa2006-07-131-4/+3
* [MIPS] Do not count pages in holes with sparsememAtsushi Nemoto2006-07-131-25/+40
* [MIPS] VR41xx: Set VR41_CONF_BP only for PrId 0x0c80.Yoichi Yuasa2006-07-131-1/+3
* [MIPS] Use the proper technical term for naming some of the cache macros.Ralf Baechle2006-07-131-4/+4
* Remove obsolete #include <linux/config.h>Jörn Engel2006-06-3014-14/+0
* [MIPS] 74K: Assume it will also have an AR bit in config7Ralf Baechle2006-06-291-0/+1
* [MIPS] Treat CPUs with AR bit as physically indexed.Ralf Baechle2006-06-291-3/+8
OpenPOWER on IntegriCloud