summaryrefslogtreecommitdiffstats
path: root/arch/arm/mm/proc-v7-3level.S
Commit message (Expand)AuthorAgeFilesLines
* ARM: 7691/1: mm: kill unused TLB_CAN_READ_FROM_L1_CACHE and use ALT_SMP insteadWill Deacon2013-04-031-1/+2
* ARM: 7652/1: mm: fix missing use of 'asid' to get asid value from mm->context.idBen Dooks2013-03-031-1/+1
* ARM: 7650/1: mm: replace direct access to mm->context.id with new macroBen Dooks2013-02-161-1/+1
* ARM: mm: introduce present, faulting entries for PAGE_NONEWill Deacon2012-11-091-0/+3
* ARM: mm: introduce L_PTE_VALID for page table entriesWill Deacon2012-11-091-1/+1
* ARM: LPAE: MMU setup for the 3-level page table formatCatalin Marinas2011-12-081-0/+150
OpenPOWER on IntegriCloud