summaryrefslogtreecommitdiffstats
path: root/arch/arm/mm/cache-tauros2.c
Commit message (Collapse)AuthorAgeFilesLines
* ARM: cache: add dt support for tauros2 cacheChao Xie2012-08-161-1/+34
| | | | | Signed-off-by: Chao Xie <xiechao.mail@gmail.com> Signed-off-by: Haojian Zhuang <haojian.zhuang@gmail.com>
* ARM: cache: add extra feature enable for tauros2Chao Xie2012-08-161-17/+27
| | | | | | | | The extra feature may be used by SOCs are prefetch, burst8, write buffer coalesce Signed-off-by: Chao Xie <xiechao.mail@gmail.com> Signed-off-by: Haojian Zhuang <haojian.zhuang@gmail.com>
* ARM: cache: add cputype.h for tauros2Chao Xie2012-08-161-3/+1
| | | | | Signed-off-by: Chao Xie <xiechao.mail@gmail.com> Signed-off-by: Haojian Zhuang <haojian.zhuang@gmail.com>
* ARM: cache: fix uninitialized ptr in tauros2_initChao Xie2012-08-161-1/+1
| | | | | | | | init the variable "mode" to NULL to ensure the later NULL checking is taking effect. Signed-off-by: Chao Xie <xiechao.mail@gmail.com> Signed-off-by: Haojian Zhuang <haojian.zhuang@gmail.com>
* ARM: cache: tauros2: add disable and resume callbackChao Xie2012-05-071-0/+24
| | | | | | | | For the SOC chips using tauros2 cache, will need disable and resume tauros2 cache for SOC suspend/resume. Signed-off-by: Chao Xie <chao.xie@marvell.com> Signed-off-by: Haojian Zhuang <haojian.zhuang@gmail.com>
* ARM: move CP15 definitions to separate header fileRussell King2012-03-281-0/+1
| | | | | | | | | | | | | | | Avoid namespace conflicts with drivers over the CP15 definitions by moving CP15 related prototypes and definitions to a private header file. Acked-by: Stephen Warren <swarren@nvidia.com> Tested-by: Stephen Warren <swarren@nvidia.com> [Tegra] Acked-by: H Hartley Sweeten <hsweeten@visionengravers.com> Tested-by: H Hartley Sweeten <hsweeten@visionengravers.com> [EP93xx] Acked-by: Nicolas Pitre <nico@linaro.org> Acked-by: Kukjin Kim <kgene.kim@samsung.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk> Signed-off-by: David Howells <dhowells@redhat.com>
* ARM: Add Tauros2 L2 cache controller supportLennert Buytenhek2009-11-271-0/+263
Support for the Tauros2 L2 cache controller as used with the PJ1 and PJ4 CPUs. Signed-off-by: Lennert Buytenhek <buytenh@marvell.com> Signed-off-by: Saeed Bishara <saeed@marvell.com> Signed-off-by: Nicolas Pitre <nico@marvell.com>
OpenPOWER on IntegriCloud