summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-prima2
Commit message (Expand)AuthorAgeFilesLines
* ARM: CSR: PM: use outer_resume to resume L2 cacheBarry Song2011-10-241-0/+1
* ARM: CSR: call l2x0_of_init to init L2 cache of SiRFprimaIIBarry Song2011-10-241-37/+9
* ARM: CSR: PM: add sleep entry for SiRFprimaIIRongjun Ying2011-09-214-0/+243
* ARM: CSR: PM: save/restore irq status in suspend cycleBarry Song2011-09-211-0/+40
* ARM: CSR: PM: save/restore timer status in suspend cycleBarry Song2011-09-211-0/+34
* ARM: CSR: add rtc i/o bridge interface for SiRFprimaIIZhiwu Song2011-09-112-0/+140
* ARM: CSR: IRQ: add simple irq_domain so that hw irq can map to LinuxBarry Song2011-09-111-0/+3
* ARM: CSR: add missing sentinels to of_device_id tablesJamie Iles2011-09-114-0/+4
* ARM: CSR: initializing L2 cacheRongjun Ying2011-07-092-0/+60
* ARM: CSR: mapping early DEBUG_LL uartBarry Song2011-07-094-0/+33
* ARM: CSR: Adding CSR SiRFprimaII board supportBinghua Duan2011-07-0921-0/+1214
OpenPOWER on IntegriCloud