summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* drm/nouveau: inform userspace of new kernel subchannel requirementsBen Skeggs2012-03-222-13/+6
* drm/nouveau: remove m2mf creation on userspace channelsBen Skeggs2012-03-224-81/+93
* drm/nvc0-/disp: reimplement flip completion method as fifo methodBen Skeggs2012-03-224-18/+42
* drm/nouveau: move fence sequence check to start of loopBen Skeggs2012-03-221-6/+5
* drm/nouveau: remove subchannel names from places where it doesn't matterBen Skeggs2012-03-224-25/+38
* drm/nouveau/ttm: always do buffer moves on kernel channelBen Skeggs2012-03-223-19/+4
* drm/nouveau: map first page of mmio early and determine chipset earlierBen Skeggs2012-03-132-63/+62
* drm/nvd0/disp: disconnect encoders before reprogramming themBen Skeggs2012-03-131-33/+33
* drm/nvd0/disp: move syncs/magic setup to or mode_setBen Skeggs2012-03-131-20/+39
* drm/nouveau/dp: account for channel coding overhead in link trainingBen Skeggs2012-03-131-0/+3
* drm/nvd0/disp: fix dcb sor link matching in supervisor handlerBen Skeggs2012-03-131-8/+9
* drm/nvd0/disp: initial implementation of displayportBen Skeggs2012-03-132-4/+171
* drm/nouveau/dp: make dp dpms function common, call from sor code insteadBen Skeggs2012-03-133-22/+31
* drm/nv50/hwsq: some nv92 fixesMartin Peres2012-03-131-2/+3
* drm/nouveau/dp: move all nv50/sor-specific code out of nouveau_dp.cBen Skeggs2012-03-135-228/+231
* drm/nouveau/dp: make functions for executing various bios tablesBen Skeggs2012-03-131-9/+46
* drm/nouveau/pm: fix oops if chipset has no pm support at allBen Skeggs2012-03-131-3/+5
* drm/nouveau/bios: rework vbios shadowingBen Skeggs2012-03-132-121/+158
* drm/nouveau/bios: attempt acpi rom fetch before pciromBen Skeggs2012-03-131-1/+1
* drm/nvd0/disp: attempt to handle more than 2 crtcs if possibleBen Skeggs2012-03-131-19/+14
* drm/nvc0/vram: get part count from PUNITSBen Skeggs2012-03-131-16/+14
* drm/nv40/pm: fix fanspeed regressionBen Skeggs2012-03-131-0/+4
* drm/nouveau/pm: several fixes for nvc0 memory timingsRoy Spliet2012-03-131-3/+6
* drm/nvc0/pm: restrict pll mode to clocks that can actually use itBen Skeggs2012-03-131-1/+1
* drm/nouveau/dp: fix bad comparison in dp_link_train_commit()Xi Wang2012-03-131-1/+1
* drm/nouveau/mxm: call mxmi to determine revision before calling mxmsBen Skeggs2012-03-131-1/+38
* drm/nouveau/pm: init only after display subsystem has been createdBen Skeggs2012-03-131-7/+5
* drm/nvc0/fb: detect presense of second rankBen Skeggs2012-03-131-0/+1
* drm/nv50/display: expose color vibrance controlChristoph Bumiller2012-03-136-3/+85
* drm/nv50-nvc0/vm: support unsnooped system memoryBen Skeggs2012-03-133-17/+17
* drm/nouveau: recognise DCB connector type for DP+DVI+VGA DMS-59Ben Skeggs2012-03-132-1/+7
* drm/nouveau/mem: handle dll_off for ddr2/ddr3Ben Skeggs2012-03-131-11/+23
* drm/nouveau/pm: extend profile interface for destroy/init/finiBen Skeggs2012-03-132-0/+25
* drm/nouveau/pm: rework to allow selecting separate profiles for ac/batteryBen Skeggs2012-03-134-46/+120
* drm/nouveau/pm: fix dll off -> dll on transitionsBen Skeggs2012-03-131-2/+7
* drm/nouveau/pm: detect when we need dll disabled for gddr3Ben Skeggs2012-03-133-1/+12
* drm/nv50: fix detection of second vram rankBen Skeggs2012-03-131-1/+1
* drm/nouveau/pm: track mr2 for gddr3Ben Skeggs2012-03-131-1/+4
* drm/nv50/pm: wait for all fifo-connected engines to idle before reclockingMartin Peres2012-03-131-0/+2
* drm/nv50/pm: use hwsq for engine reclocking tooBen Skeggs2012-03-131-87/+98
* drm/nv50/disp: more accurate function to determine active crtcsBen Skeggs2012-03-133-8/+28
* drm/nv50/pm: initial work towards proper memory reclocking, with timingsBen Skeggs2012-03-131-46/+154
* drm/nouveau/pm: introduce ram reclocking helperBen Skeggs2012-03-132-0/+114
* drm/nouveau/pm: embed timings into perflvl structsBen Skeggs2012-03-134-58/+54
* drm/nouveau/pm: calculate memory timings at perflvl creation timeBen Skeggs2012-03-135-298/+132
* drm/nouveau/pm: readback boot perflvl *before* parsing vbiosBen Skeggs2012-03-131-11/+19
* drm/nouveau/pm: implement DDR2/DDR3/GDDR3/GDDR5 MR generation and validationRoy Spliet2012-03-134-152/+476
* drm/nouveau/pm: restructure bios table parsingBen Skeggs2012-03-131-173/+217
* drm/nouveau/pm: avoid potential divide-by-zeroBen Skeggs2012-03-131-1/+1
* drm/nouveau: Fix module parameter description formatsJean Delvare2012-03-131-7/+7
OpenPOWER on IntegriCloud