diff options
| author | David S. Miller <davem@sunset.davemloft.net> | 2006-02-04 00:10:01 -0800 |
|---|---|---|
| committer | David S. Miller <davem@sunset.davemloft.net> | 2006-03-20 01:11:36 -0800 |
| commit | 314ef6859750b6539eac48d78059bb7986f29cb1 (patch) | |
| tree | 26c7da386349c1cf377225356e1012ae62da6f07 /arch/sparc64/kernel/tsb.S | |
| parent | ffe483d55229fadbaf4cc7316d47024a24ecd1a2 (diff) | |
| download | blackbird-op-linux-314ef6859750b6539eac48d78059bb7986f29cb1.tar.gz blackbird-op-linux-314ef6859750b6539eac48d78059bb7986f29cb1.zip | |
[SPARC64]: Refine register window trap handling.
When saving and restoing trap state, do the window spill/fill
handling inline so that we never trap deeper than 2 trap levels.
This is important for chips like Niagara.
The window fixup code is massively simplified, and many more
improvements are now possible.
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'arch/sparc64/kernel/tsb.S')
| -rw-r--r-- | arch/sparc64/kernel/tsb.S | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/arch/sparc64/kernel/tsb.S b/arch/sparc64/kernel/tsb.S index 28e38b168dda..3b45db98005a 100644 --- a/arch/sparc64/kernel/tsb.S +++ b/arch/sparc64/kernel/tsb.S @@ -115,7 +115,6 @@ sparc64_realfault_common: ba,pt %xcc, rtrap_clr_l6 ! Restore cpu state nop ! Delay slot (fill me) - .globl winfix_trampoline winfix_trampoline: rdpr %tpc, %g3 ! Prepare winfixup TNPC or %g3, 0x7c, %g3 ! Compute branch offset |
