diff options
author | Lennert Buytenhek <buytenh@wantstofly.org> | 2008-08-09 13:44:58 +0200 |
---|---|---|
committer | Lennert Buytenhek <buytenh@marvell.com> | 2008-08-09 13:44:58 +0200 |
commit | 6f088f1d215be5250582b974f83f0e3aa6ad3a28 (patch) | |
tree | f79585741cad29fa9fe9202bf830104815335758 /arch/arm/plat-orion/include/plat/pcie.h | |
parent | a09e64fbc0094e3073dbb09c3b4bfe4ab669244b (diff) | |
download | blackbird-op-linux-6f088f1d215be5250582b974f83f0e3aa6ad3a28.tar.gz blackbird-op-linux-6f088f1d215be5250582b974f83f0e3aa6ad3a28.zip |
[ARM] Move include/asm-arm/plat-orion to arch/arm/plat-orion/include/plat
This patch performs the equivalent include directory shuffle for
plat-orion, and fixes up all users.
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
Diffstat (limited to 'arch/arm/plat-orion/include/plat/pcie.h')
-rw-r--r-- | arch/arm/plat-orion/include/plat/pcie.h | 32 |
1 files changed, 32 insertions, 0 deletions
diff --git a/arch/arm/plat-orion/include/plat/pcie.h b/arch/arm/plat-orion/include/plat/pcie.h new file mode 100644 index 000000000000..3ebfef72b4e7 --- /dev/null +++ b/arch/arm/plat-orion/include/plat/pcie.h @@ -0,0 +1,32 @@ +/* + * arch/arm/plat-orion/include/plat/pcie.h + * + * Marvell Orion SoC PCIe handling. + * + * This file is licensed under the terms of the GNU General Public + * License version 2. This program is licensed "as is" without any + * warranty of any kind, whether express or implied. + */ + +#ifndef __PLAT_PCIE_H +#define __PLAT_PCIE_H + +u32 orion_pcie_dev_id(void __iomem *base); +u32 orion_pcie_rev(void __iomem *base); +int orion_pcie_link_up(void __iomem *base); +int orion_pcie_x4_mode(void __iomem *base); +int orion_pcie_get_local_bus_nr(void __iomem *base); +void orion_pcie_set_local_bus_nr(void __iomem *base, int nr); +void orion_pcie_setup(void __iomem *base, + struct mbus_dram_target_info *dram); +int orion_pcie_rd_conf(void __iomem *base, struct pci_bus *bus, + u32 devfn, int where, int size, u32 *val); +int orion_pcie_rd_conf_tlp(void __iomem *base, struct pci_bus *bus, + u32 devfn, int where, int size, u32 *val); +int orion_pcie_rd_conf_wa(void __iomem *wa_base, struct pci_bus *bus, + u32 devfn, int where, int size, u32 *val); +int orion_pcie_wr_conf(void __iomem *base, struct pci_bus *bus, + u32 devfn, int where, int size, u32 val); + + +#endif |